- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373883 > AD568SQ (ANALOG DEVICES INC) 12-Bit Ultrahigh Speed Monolithic D/A Converter PDF資料下載
參數(shù)資料
| 型號： | AD568SQ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | 12-Bit Ultrahigh Speed Monolithic D/A Converter |
| 中文描述： | PARALLEL, WORD INPUT LOADING, 0.05 us SETTLING TIME, 12-BIT DAC, CDIP24 |
| 封裝： | 0.300 INCH, HERMETIC SEALED, CERDIP-24 |
| 文件頁數(shù)： | 5/14頁 |
| 文件大?。?/td> | 541K |
| 代理商： | AD568SQ |
AD568
REV. A
–5–
13
16
15
14
24
23
22
21
20
19
18
17
12
11
10
9
8
1
2
3
4
7
6
5
AD568
+15V
REFCOM
–15V
I
BPO
I
OUT
R
L
ACOM
LCOM
SPAN
SPAN
THCOM
VTH
DIGITAL
INPUTS
0.2μF
0.1μF
0.1μF
0.1μF
–15V
+15V
ANALOG
GND PLANE
DIGITAL
GND PLANE
DIGITAL
SUPPLY
GROUND
100pF
R
TH
1k
+5V
NC
NC
ANALOG
OUTPUT
ANALOG
SUPPLY
GROUND
Figure 5. Bipolar Output Unbuffered
±
1.024 V
Optional Gan and Zero Adjustment
The gain and offset are laser trimmed to minimize their effects
on circuit performance. However, in some applications, it may
be desirable to externally reduce these errors further. In those
cases, the following procedures are suggested.
UNIPOLAR MODE: (Refer to Figure 6)
Step 1 – Set all bits (BIT 1–BIT 12) to Logic “0” (OFF)—note
the output voltage. This is the offset error.
Step 2 – Set all bits to Logic “1” (ON). Adjust the gain trim re-
sistor so that the output voltage is equal to the desired full scale
minus 1 LSB plus the offset error measured in step 1.
Step 3 – Reset all bits to Logic “0” (OFF). Adjust the offset
trim resistor for 0 V output.
13
16
15
14
24
23
22
21
20
19
18
17
12
11
10
9
8
1
2
3
4
7
6
5
AD568
I
BPO
I
OUT
R
L
ACOM
LCOM
DIGITAL
INPUTS
5.11k
BIT 1
MSB
BIT 12
LSB
ANALOG
OUTPUT
(0 TO 1.024V)
100
OFFSET
GAIN
20
Figure 6. Unbuffered Unipolar Gain and Zero Adjust
BIPOLAR MODE (Refer to Figure 7)
Step 1 – Set bits to offset binary “zero” (10 . . . 00). Adjust the
zero resistor to produce 0 V at the DAC output. This removes
the bipolar zero error.
Step 2 – Set all bits to Logic “1” (ON). Adjust gain trim resistor
so the output voltage is equal to the desired full-scale minus
l LSB .
Step 3 – (Optional) If precise trimming of the bipolar offset is
preferred to trimming of bipolar zero: set all bits to Logic “0”
(OFF). Trim the zero resistor to produce the desired negative
full scale at the DAC output. Note: this may slightly compro-
mise the bipolar zero trim.
13
16
15
14
24
23
22
21
20
19
18
17
12
11
10
9
8
1
2
3
4
7
6
5
AD568
I
BPO
I
OUT
R
L
ACOM
LCOM
DIGITAL
INPUTS
5.11k
BIT 1
MSB
BIT 12
LSB
ANALOG
OUTPUT
(–0.512 TO
0.512V)
75
GAIN
20
20k
V
EE
V
CC
ZERO
Figure 7. Bipolar Unbuffered Gain and Zero Adjust
BUFFERED VOLTAGE OUTPUT
For full-scale outputs of greater than 1 V, some type of external
buffer amplifier is required. The AD840 fills this requirement
perfectly, settling to 0.025% from a 10 V full-scale step in less
than 100 ns.
A 1 k
span resistor has been provided on chip for use as a
feedback resistor in buffered applications. Using R
SPAN
(Pins 15,
16) introduces a 100 mW code-dependent power source onto
the chip which may generate a slight degradation in linearity.
Maximum linearity performance can be realized by using an ex-
ternal span resistor.
+15V
13
16
15
14
24
23
22
21
20
19
18
17
12
11
10
9
8
1
2
3
4
7
6
5
AD568
+15V
REFCOM
–15V
I
BPO
I
OUT
R
L
ACOM
LCOM
SPAN
SPAN
THCOM
VTH
DIGITAL
INPUTS
0.2μF
0.1μF
0.1μF
0.1μF
–15V
ANALOG
GND PLANE
DIGITAL
GND PLANE
DIGITAL
SUPPLY
GROUND
100pF
+5V
ANALOG
OUTPUT
ANALOG
SUPPLY
GROUND
5pF
–V
S
+V
S
100
R
TH
1k
AD840
AMPLIFIER NOISE GAIN: 11
Figure 8. Unipolar Output Buffered 0 to –10.24V
Unipolar Inverting Configuration
Figure 8 shows the connections for producing a – 10.24 V full-
scale swing. This configuration uses the AD568 in the current
output mode into a summing junction at the inverting input ter-
minal of the external op amp. With the load resistor R
L
grounded, the DAC has an output impedance of 100
. This
produces a noise gain of 11 from the noninverting terminal of
the op amp, and hence, satisfies the stability criterion of the
AD840 (stable at a gain of 10). The addition of a 5 pF compen-
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD568JQ | 12-Bit Ultrahigh Speed Monolithic D/A Converter |
| AD569JN | 16-Bit Monotonic Voltage Output D/A Converter |
| AD569KN | 16-Bit Monotonic Voltage Output D/A Converter |
| AD569KP | 16-Bit Monotonic Voltage Output D/A Converter |
| AD569 | 16-Bit Monotonic Voltage Output D/A Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD568SQ/883B | 功能描述:數(shù)模轉(zhuǎn)換器- DAC IC MONO 12-BIT RoHS:否 制造商:Analog Devices 轉(zhuǎn)換器數(shù)量:4 DAC 輸出端數(shù)量:4 轉(zhuǎn)換速率: 分辨率:12 bit 接口類型:Serial (I2C) 穩(wěn)定時間: 最大工作溫度:+ 105 C 安裝風(fēng)格: 封裝 / 箱體:TSSOP 封裝:Reel |
| AD569 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit Monotonic Voltage Output D/A Converter |
| AD5691RACPZ-1RL7 | 功能描述:IC DAC 12BIT SPI 8LFCSP 制造商:analog devices inc. 系列:nanoDAC+? 包裝:剪切帶（CT） 零件狀態(tài):在售 位數(shù):12 數(shù)模轉(zhuǎn)換器數(shù):1 建立時間:7μs 輸出類型:Voltage - Buffered 差分輸出:無 數(shù)據(jù)接口:I2C 參考類型:外部， 內(nèi)部 電壓 - 電源，模擬:2.7 V ~ 5.5 V 電壓 - 電源，數(shù)字:1.8 V ~ 5.5 V INL/DNL（LSB）:±2（最大），±1（最大） 架構(gòu):電阻串 DAC 工作溫度:-40°C ~ 105°C 封裝/外殼:8-UFDFN 裸露焊盤，CSP 供應(yīng)商器件封裝:8-LFCSP-UD（2x2） 標(biāo)準(zhǔn)包裝:1 |
| AD5691RBCPZ-RL7 | 功能描述:IC DAC 12BIT SPI 8LFCSP 制造商:analog devices inc. 系列:nanoDAC+? 包裝:剪切帶（CT） 零件狀態(tài):在售 位數(shù):12 數(shù)模轉(zhuǎn)換器數(shù):1 建立時間:7μs 輸出類型:Voltage - Buffered 差分輸出:無 數(shù)據(jù)接口:I2C 參考類型:外部， 內(nèi)部 電壓 - 電源，模擬:2.7 V ~ 5.5 V 電壓 - 電源，數(shù)字:1.8 V ~ 5.5 V INL/DNL（LSB）:±1（最大），±1（最大） 架構(gòu):電阻串 DAC 工作溫度:-40°C ~ 105°C 封裝/外殼:8-UFDFN 裸露焊盤，CSP 供應(yīng)商器件封裝:8-LFCSP-UD（2x2） 標(biāo)準(zhǔn)包裝:1 |
| AD5691RBRMZ | 功能描述:12 Bit Digital to Analog Converter 1 10-MSOP 制造商:analog devices inc. 系列:nanoDAC+? 包裝:管件 零件狀態(tài):有效 位數(shù):12 數(shù)模轉(zhuǎn)換器數(shù):1 建立時間:7μs 輸出類型:Voltage - Buffered 差分輸出:無 數(shù)據(jù)接口:I2C 參考類型:外部， 內(nèi)部 電壓 - 電源，模擬:2.7 V ~ 5.5 V 電壓 - 電源，數(shù)字:1.8 V ~ 5.5 V INL/DNL（LSB）:±1（最大），±1（最大） 架構(gòu):電阻串 DAC 工作溫度:-40°C ~ 105°C 封裝/外殼:10-TFSOP，10-MSOP（0.118"，3.00mm 寬） 供應(yīng)商器件封裝:10-MSOP 標(biāo)準(zhǔn)包裝:50 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。