參數(shù)資料
型號(hào): AD5620
廠商: Analog Devices, Inc.
元件分類(lèi): 串行DAC
英文描述: Single, 12-/14-/16-Bit nanoDAC with 5 ppm/C On-Chip Reference in SOT-23
中文描述: 單,12-/14-/16-Bit 5分之/ C對(duì)芯片參考采用SOT - 23 nanoDAC系列
文件頁(yè)數(shù): 18/24頁(yè)
文件大?。?/td> 558K
代理商: AD5620
AD5620/AD5640/AD5660
INPUT SHIFT REGISTER
AD5620/AD5640
The input shift register is 16 bits wide for the AD5620/AD5640
(see Figure 40 and Figure 41). The first two bits are control bits
that control which mode of operation the part is in (normal
mode or any of the three power-down modes). The next
14/12 bits, respectively, are the data bits. These are transferred
to the DAC register on the 16th falling edge of SCLK.
Rev. A | Page 18 of 24
AD5660
The input shift register is 24 bits wide for the AD5660 (see
Figure 42). The first six bits are don’t care bits. The next two are
control bits that control which mode of operation the part is in
(normal mode or any of the three power-down modes). For a more
complete description of the various modes, see the Power-Down
Modes section. The next 16 bits are the data bits. These are
transferred to the DAC register on the 24th falling edge of SCLK.
SYNC INTERRUPT
In a normal write sequence for the AD5660, the SYNC line is
kept low for at least 24 falling edges of SCLK, and the DAC is
updated on the 24th falling edge. However, if SYNC is brought
high before the 24th falling edge, this acts as an interrupt to the
write sequence. The shift register is reset, and the write sequence
is seen as invalid. Neither an update of the DAC register contents
nor a change in the operating mode occurs—see Figure 43.
Similarly, in a normal write sequence for the AD5620/AD5640,
the SYNC line is kept low for at least 16 falling edges of SCLK,
and the DAC is updated on the 16th falling edge. However, if
SYNC is brought high before the 16th falling edge, this acts as
an interrupt to the write sequence.
DATA BITS
DB15 (MSB)
DB0 (LSB)
PD1
PD0
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
X
X
0
Figure 40. AD5620 Input Register Contents
DATA BITS
DB15 (MSB)
DB0 (LSB)
PD1
PD0
D11
D10
D13
D12
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
0
Figure 41. AD5640 Input Register Contents
DATA BITS
DB23 (MSB)
DB0 (LSB)
PD1
PD0
D15
D14
D13
D12
X
X
X
X
X
X
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
0
Figure 42. AD5660 Input Register Contents
0
DIN
MSB
MSB
LSB
LSB
INVALID WRITE SEQUENCE:
SYNC HIGH BEFORE 16
TH
/24
TH
FALLING EDGE
VALID WRITE SEQUENCE, OUTPUT UPDATES
ON THE 16
TH
/24
TH
FALLING EDGE
SYNC
SCLK
Figure 43. SYNC Interrupt Facility
相關(guān)PDF資料
PDF描述
AD5620ARJ-1500RL7 Single, 12-/14-/16-Bit nanoDAC with 5 ppm/C On-Chip Reference in SOT-23
AD5620ARJ-1REEL7 Single, 12-/14-/16-Bit nanoDAC with 5 ppm/C On-Chip Reference in SOT-23
AD5640 Single, 12-/14-/16-Bit nanoDAC with 5 ppm/C On-Chip Reference in SOT-23
AD5620BRJ-1REEL7 Single, 12-/14-/16-Bit nanoDAC with 5 ppm/C On-Chip Reference in SOT-23
AD5620BRJ-2500RL7 Single, 12-/14-/16-Bit nanoDAC with 5 ppm/C On-Chip Reference in SOT-23
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5620_10 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Single, 12-/14-/16-Bit nanoDAC with 5 ppm/?°C On-Chip Reference in SOT-23
AD5620ARJ-1500RL7 制造商:Analog Devices 功能描述:DAC 1-CH Resistor-String 12-bit 8-Pin SOT-23 T/R
AD5620ARJ-1REEL7 功能描述:IC DAC 12BIT SPI/SRL SOT23-8 RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:* 采樣率(每秒):*
AD5620ARJ-2500RL7 功能描述:數(shù)模轉(zhuǎn)換器- DAC Single 12 Bit 5V w/ reference IC RoHS:否 制造商:Analog Devices 轉(zhuǎn)換器數(shù)量:4 DAC 輸出端數(shù)量:4 轉(zhuǎn)換速率: 分辨率:12 bit 接口類(lèi)型:Serial (I2C) 穩(wěn)定時(shí)間: 最大工作溫度:+ 105 C 安裝風(fēng)格: 封裝 / 箱體:TSSOP 封裝:Reel
AD5620ARJ-2REEL7 功能描述:數(shù)模轉(zhuǎn)換器- DAC Single 12 Bit 5V w/ reference IC RoHS:否 制造商:Analog Devices 轉(zhuǎn)換器數(shù)量:4 DAC 輸出端數(shù)量:4 轉(zhuǎn)換速率: 分辨率:12 bit 接口類(lèi)型:Serial (I2C) 穩(wěn)定時(shí)間: 最大工作溫度:+ 105 C 安裝風(fēng)格: 封裝 / 箱體:TSSOP 封裝:Reel