- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373882 > AD5542AR (ANALOG DEVICES INC) 5 V, Serial-Input Voltage-Output, 16-Bit DACs PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5542AR |
| 廠商： | ANALOG DEVICES INC |
| 元件分類(lèi)： | DAC |
| 英文描述： | 5 V, Serial-Input Voltage-Output, 16-Bit DACs |
| 中文描述： | SERIAL INPUT LOADING, 1 us SETTLING TIME, 16-BIT DAC, PDSO14 |
| 封裝： | MS-012AB, SOIC-14 |
| 文件頁(yè)數(shù)： | 9/12頁(yè) |
| 文件大小： | 186K |
| 代理商： | AD5542AR |
AD5541/AD5542
–9–
REV. A
100
90
0%
10
V
REF
= 2.5V
V
DD
= 5V
T
A
= 25
8
C
10pF
50pF
200pF
100pF
2μs/DIV
CS
(5V/DIV)
V
OUT
(0.5V/DIV)
Figure 16. Large Signal Settling Time
V
OUT
(1V/DIV)
V
(50mV/DIV)
GAIN = –216
1LSB = 8.2mV
100
90
0%
10
V
REF
= 2.5V
V
DD
= 5V
T
A
= 25
8
C
0.5
m
s/DIV
Figure 17. Small Signal Settling Time
100
90
0%
10
CLOCK (5V/DIV)
V
OUT
(50mV/DIV)
2
m
s/DIV
V
REF
= 2.5V
V
DD
= 5V
T
A
= 25
8
C
Figure 14. Digital Feedthrough
100
90
0%
10
2μs/DIV
V
REF
= 2.5V
V
DD
= 5V
T
A
= 25
8
C
CS
(5V/DIV)
V
OUT
(0.1V/DIV)
Figure 15. Digital-to-Analog Glitch Impulse
GENERAL DESCRIPTION
The AD5541/AD5542 are single, 16-bit, serial input, voltage
output DACs. They operate from a single supply ranging from
2.7 V to 5 V and consume typically 300 mA with a supply of
5 V. Data is written to these devices in a 16-bit word format, via
a 3- or 4-wire serial interface. To ensure a known power-up state,
these parts were designed with a power-on reset function. In uni-
polar mode, the output is reset to 0 V, while in bipolar mode, the
AD5542 output is set to –V
REF
. Kelvin sense connections for
the reference and analog ground are included on the AD5542.
Digital-to-Analog Section
The DAC architecture consists of two matched DAC sections.
A simplified circuit diagram is shown in Figure 18. The DAC
architecture of the AD5541/AD5542 is segmented. The four
MSBs of the 16-bit data word are decoded to drive 15 switches,
E1 to E15. Each of these switches connects one of 15 matched
resistors to either AGND or V
REF
. The remaining 12 bits of the
data word drive switches S0 to S11 of a 12-bit voltage mode
R-2R ladder network.
R
V
OUT
2R
2R
2R
R
2R
2R
2R
2R
S0
S1
S11
E1
E2
E15
V
REF
12-BIT R-2R LADDER
FOUR MSB's DECODED INTO
15 EQUAL SEGMENTS
Figure 18. DAC Architecture
With this type of DAC configuration, the output impedance
is independent of code, while the input impedance seen by
the reference is heavily code dependent. The output voltage
is dependent on the reference voltage as shown in the follow-
ing equation.
V
V
D
OUT
REF
N
=
×
2
where
D
is the decimal data word loaded to the DAC register
and
N
is the resolution of the DAC. For a reference of 2.5 V,
the equation simplifies to the following.
V
D
OUT
=
×
2 5
65 536
,
.
giving a
V
OUT
of 1.25 V with midscale loaded, and 2.5 V with
full-scale loaded to the DAC.
The LSB size is V
REF
/65,536.
Serial Interface
The AD5541 and AD5542 are controlled by a versatile 3-wire
serial interface, which operates at clock rates up to 25 MHz and
is compatible with SPI, QSPI, MICROWIRE, and DSP interface
standards. The timing diagram can be seen in Figure 1. Input
data is framed by the chip select input,
CS
. After a high-to-low
transition on
CS
, data is shifted synchronously and latched into
the input register on the rising edge of the serial clock, SCLK.
Data is loaded MSB first in 16-bit words. After 16 data bits
have been loaded into the serial input register, a low-to-high
transition on
CS
transfers the contents of the shift register to the
DAC. Data can only be loaded to the part while
CS
is low.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5542JR | 5 V, Serial-Input Voltage-Output, 16-Bit DACs |
| AD5541BR | 5 V, Serial-Input Voltage-Output, 16-Bit DACs |
| AD5541CR | 5 V, Serial-Input Voltage-Output, 16-Bit DACs |
| AD5542 | 5 V, Serial-Input Voltage-Output, 16-Bit DACs |
| AD5542BR | 5 V, Serial-Input Voltage-Output, 16-Bit DACs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5542AR-REEL7 | 功能描述:IC DAC 16BIT SERIAL-IN 14-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:* 采樣率（每秒）:* |
| AD5542ARZ | 功能描述:IC DAC 16BIT SERIAL-IN 14-SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類(lèi)型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁(yè)面:1398 (CN2011-ZH PDF) |
| AD5542ARZ-REEL7 | 功能描述:IC DAC 16BIT SRL IN/VOUT 14-SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD5542ASRUZ | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:2.7 V to 5.5 V, Serial-Input, Voltage-Output, 16-/12-Bit nanoDACs in LFCSP |
| AD5542BR | 功能描述:IC DAC 16BIT SERIAL-IN 14-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。