參數(shù)資料
型號: AD5453YRMZ
廠商: Analog Devices Inc
文件頁數(shù): 16/28頁
文件大?。?/td> 0K
描述: IC DAC 14BIT MULTIPLYING 8-MSOP
產(chǎn)品培訓(xùn)模塊: Data Converter Fundamentals
DAC Architectures
設(shè)計資源: Unipolar, Precision DC Digital-to-Analog Conversion using AD5450/1/2/3 8-14-Bit DACs (CN0052)
Precision, Bipolar, Configuration for AD5450/1/2/3 8-14bit Multiplying DACs (CN0053)
AC Signal Processing Using AD5450/1/2/3 Current Output DACs (CN0054)
Programmable Gain Element Using AD5450/1/2/3 Current Output DAC Family (CN0055)
標準包裝: 50
位數(shù): 14
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
電壓電源: 單電源
工作溫度: -40°C ~ 125°C
安裝類型: 表面貼裝
封裝/外殼: 8-TSSOP,8-MSOP(0.118",3.00mm 寬)
供應(yīng)商設(shè)備封裝: 8-MSOP
包裝: 管件
輸出數(shù)目和類型: 1 電流,單極;1 電流,雙極
采樣率(每秒): 2.7M
產(chǎn)品目錄頁面: 782 (CN2011-ZH PDF)
Data Sheet
AD5450/AD5451/AD5452/AD5453
Rev. G | Page 23 of 28
SCLK
SCK
SYNC
SPIxSEL
SDIN
MOSI
ADSP-BF5xx*
*ADDITIONAL PINS OMITTED FOR CLARITY
AD5450/AD5451/
AD5452/AD5453*
04587-102
Figure 58. ADSP-BF5xx-to-AD5450/AD5451/AD5452/AD5453 Interface
The ADSP-BF5xx processor incorporates channel synchronous
serial ports (SPORT). A serial interface between the DAC and
the DSP SPORT is shown in Figure 59. When the SPORT is
enabled, initiate transmission by writing a word to the Tx register.
The data is clocked out upon each rising edge of the DSP’s serial
clock and clocked into the DAC’s input shift register upon the
falling edge its SCLK. The DAC output is updated by using the
transmit frame synchronization (TFS) line to provide a SYNC
signal.
SCLK
SYNC
TFS
SDIN
DT
ADSP-BF5xx*
*ADDITIONAL PINS OMITTED FOR CLARITY
04587-103
AD5450/AD5451/
AD5452/AD5453*
Figure 59. ADSP-BF5xx SPORT-to-AD5450/AD5451/AD5452/AD5453 Interface
80C51/80L51-to-AD5450/AD5451/AD5452/AD5453
Interface
A serial interface between the DAC and the 80C51/80L51 is
shown in Figure 60. TxD of the 80C51/80L51 drives SCLK of
the DAC serial interface, and RxD drives the serial data line,
SDIN. P1.1 is a bit-programmable pin on the serial port and is used
to drive SYNC. As data is transmitted to the switch, P1.1 is taken
low. The 80C51/80L51 transmit data only in 8-bit bytes; there-
fore, only eight falling clock edges occur in the transmit cycle.
To load data correctly to the DAC, P1.1 is left low after the first
eight bits are transmitted, and a second write cycle is initiated to
transmit the second byte of data. Data on RxD is clocked out of
the microcontroller upon the rising edge of TxD and is valid upon
the falling edge. As a result, no glue logic is required between the
DAC and microcontroller interface. P1.1 is taken high following
the completion of this cycle. The 80C51/80L51 provide the LSB
of its SBUF register as the first bit in the data stream. The DAC
input register acquires its data with the MSB as the first bit received.
The transmit routine should take this into account.
SCLK
TxD
8051*
SYNC
P1.1
SDIN
RxD
*ADDITIONAL PINS OMITTED FOR CLARITY
04587-104
AD5450/AD5451/
AD5452/AD5453*
Figure 60. 80C51/80L51-to-AD5450/AD5451/AD5452/AD5453 Interface
MC68HC11-to-AD5450/AD5451/AD5452/AD5453
Interface
Figure 61 is an example of a serial interface between the DAC
and the MC68HC11 microcontroller. The serial peripheral
interface (SPI) on the MC68HC11 is configured for master
mode (MSTR) = 1, clock polarity bit (CPOL) = 0, and clock
phase bit (CPHA) = 1. The SPI is configured by writing to the
SPI control register (SPCR); see the 68HC11 User Manual. SCK
of the 68HC11 drives the SCLK of the DAC interface; the MOSI
output drives the serial data line (SDIN) of the DAC.
The SYNC signal is derived from a port line (PC7). When data
is being transmitted to the AD5450/AD5451/AD5452/AD5453,
the SYNC line is taken low (PC7). Data appearing on the MOSI
output is valid upon the falling edge of SCK. Serial data from the
68HC11 is transmitted in 8-bit bytes with only eight falling clock
edges occurring in the transmit cycle. Data is transmitted MSB
first. To load data to the DAC, PC7 is left low after the first eight
bits are transferred, and a second serial write operation is performed
to the DAC. PC7 is taken high at the end of this procedure.
SCLK
SCK
AD5450/AD5451/
AD5452/AD5453*
SYNC
PC7
SDIN
MOSI
MC68HC11*
*ADDITIONAL PINS OMITTED FOR CLARITY
04587-105
Figure 61. MC68HC11-to-AD5450/AD5451/AD5452/AD5453 Interface
If the user wants to verify the data previously written to the
input shift register, the SDO line can be connected to MISO of
the MC68HC11. In this configuration with SYNC low, the shift
register clocks data out upon the rising edges of SCLK.
相關(guān)PDF資料
PDF描述
ICS843156AKILFT IC CLK GENERATOR 32VFQFP
VI-B0P-MY-F4 CONVERTER MOD DC/DC 13.8V 50W
VI-B0P-MY-F3 CONVERTER MOD DC/DC 13.8V 50W
VE-J0M-MZ-F1 CONVERTER MOD DC/DC 10V 25W
VI-B0N-MY-F4 CONVERTER MOD DC/DC 18.5V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5453YRMZ-REEL 功能描述:IC DAC 14BIT MULTIPLYING 8-MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標準包裝:91 系列:- 設(shè)置時間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?,串行,SPI? 轉(zhuǎn)換器數(shù)目:8 電壓電源:單電源 功率耗散(最大):2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:14-DFN-EP(4x3) 包裝:管件 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*
AD5453YRMZ-REEL7 功能描述:IC DAC 14BIT MULTIPLYING 8-MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓,單極 采樣率(每秒):* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF)
AD5453YUJ 制造商:AD 制造商全稱:Analog Devices 功能描述:8/10/12/14-Bit High Bandwidth Multiplying DACs with Serial Interface
AD5453YUJ-REEL 制造商:Analog Devices 功能描述:DAC 1-CH Segment 14-bit 8-Pin TSOT T/R
AD5453YUJ-REEL7 制造商:Analog Devices 功能描述:DAC 1-CH Segment 14-bit 8-Pin TSOT T/R 制造商:Rochester Electronics LLC 功能描述: