- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8696 > AD5449YRUZ-REEL7 (Analog Devices Inc)IC DAC DUAL 12BIT MULT 16TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD5449YRUZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 15/29頁 |
| 文件大小： | 0K |
| 描述： | IC DAC DUAL 12BIT MULT 16TSSOP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 設(shè)置時(shí)間： | 80ns |
| 位數(shù)： | 12 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 3.5µW |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 4 電流，單極；4 電流，雙極 |
| 采樣率（每秒）： | 2.47M |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
Data Sheet
AD5429/AD5439/AD5449
Rev. E | Page 21 of 28
SYNC Function
SYNC is an edge-triggered input that acts as a frame synchron-
ization signal and chip enable. Data can be transferred into the
device only while SYNC is low. To start the serial data transfer,
SYNC should be taken low, observing the minimum SYNC
falling edge to SCLK falling edge setup time, t4.
Daisy-Chain Mode
Daisy-chain mode is the default power-on mode. To disable the
daisy-chain function, write 1001 to the control word. In daisy-
chain mode, the internal gating on SCLK is disabled. SCLK is
continuously applied to the input shift register when SYNC is
low. If more than 16 clock pulses are applied, the data ripples
out of the shift register and appears on the SDO line. This data
is clocked out on the rising edge of SCLK (this is the default; use
the control word to change the active edge) and is valid for the
next device on the falling edge of SCLK (default). By connecting
this line to the SDIN input on the next device in the chain,
a multidevice interface is constructed. For each device in the
system, 16 clock pulses are required. Therefore, the total number
of clock cycles must equal 16n, where n is the total number of
devices in the chain. See Figure 4.
When the serial transfer to all devices is complete, SYNC should
be taken high. This prevents additional data from being clocked
into the input shift register. A burst clock containing the exact
number of clock cycles can be used, after which SYNC can be
taken high. After the rising edge of SYNC, data is automatically
transferred from the input shift register of each device to the
addressed DAC.
When control bits = 0000, the device is in no operation mode.
This may be useful in daisy-chain applications in which the user
does not want to change the settings of a particular DAC in the
chain. Write 0000 to the control bits for that DAC; subsequent
data bits are ignored.
Standalone Mode
After power-on, write 1001 to the control word to disable daisy-
chain mode. The first falling edge of SYNC resets the serial
clock counter to ensure that the correct number of bits are
shifted in and out of the serial shift registers. A SYNC edge
during the 16-bit write cycle causes the device to abort the
current write cycle.
After the falling edge of the 16th SCLK pulse, data is automat-
ically transferred from the input shift register to the DAC. For
another serial transfer to take place, the counter must be reset
by the falling edge of SYNC.
LDAC Function
The LDAC function allows asynchronous and synchronous
updates to the DAC output. The DAC is asynchronously updated
when this signal goes low. Alternatively, if this line is held perma-
nently low, an automatic or synchronous update mode is selected,
whereby the DAC is updated on the 16th clock falling edge when
the device is in standalone mode, or on the rising edge of SYNC
when the device is in daisy-chain mode.
Software LDAC Function
Load-and-update mode can also serve as a software update func-
tion, irrespective of the voltage level on the LDAC pin.
Table 11. DAC Control Bits
C3
C2
C1
C0
DAC
Function Implemented
0
A and B
No operation (power-on default)
0
1
A
Load and update
0
1
0
A
Initiate readback
0
1
A
Load input register
0
1
0
B
Load and update
0
1
0
1
B
Initiate readback
0
1
0
B
Load input register
0
1
A and B
Update DAC outputs
1
0
A and B
Load input registers
1
0
1
N/A
Disable daisy-chain
1
0
1
0
N/A
Clock data to shift register on rising edge
1
0
1
N/A
Clear DAC output to zero scale
1
0
N/A
Clear DAC output to midscale
1
0
1
N/A
Control word
1
0
N/A
Reserved
1
N/A
No operation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V300A8H400BF3 | CONVERTER MOD DC/DC 8V 400W |
| ICS8344AY-01LFT | IC CLOCK BUFFER MUX 2:24 48-LQFP |
| AD5447YRUZ-REEL | IC DAC 12BIT DUAL MULT 24TSSOP |
| ICS8536AG-02LFT | IC CLOCK BUFFER MUX 3:6 24-TSSOP |
| VI-B6W-MV-F4 | CONVERTER MOD DC/DC 5.5V 150W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD544JH | 制造商:Rochester Electronics LLC 功能描述:ULTRA-LOW DRIFT OP AMP IC - Bulk |
| AD544JH/+ | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD544KH | 制造商:AD 功能描述:544 ANALOG |
| AD544KH/+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Operational Amplifier |
| AD544LH | 制造商:Rochester Electronics LLC 功能描述:ULTRA-LOW DRIFT OP AMP IC - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。