參數(shù)資料
型號(hào): AD5422BCPZ-REEL7
廠商: Analog Devices Inc
文件頁數(shù): 27/44頁
文件大小: 0K
描述: IC DAC 16BIT SRL 40LFCSP
設(shè)計(jì)資源: 16-Bit Fully Isolated Output Module Using AD5422 and ADuM1401 (CN0065)
Simplified 16-Bit Voltage Output and 4 mA-to-20 mA Output Solution Using AD5422 (CN0077)
標(biāo)準(zhǔn)包裝: 1
設(shè)置時(shí)間: 25µs
位數(shù): 16
數(shù)據(jù)接口: MICROWIRE?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
電壓電源: 模擬和數(shù)字,雙 ±
功率耗散(最大): 950mW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 40-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 40-LFCSP-VQ(6x6)
包裝: 標(biāo)準(zhǔn)包裝
輸出數(shù)目和類型: 1 電流,單極;1 電流,雙極;1 電壓,單極;1 電壓,雙極
采樣率(每秒): 40k
其它名稱: AD5422BCPZ-REEL7DKR
Data Sheet
AD5412/AD5422
Rev. I | Page 33 of 44
AD5412/AD5422 FEATURES
FAULT ALERT
The AD5412/AD5422 are equipped with a FAULT pin, which
is an open-drain output allowing several AD5412/AD5422
devices to be connected together to one pull-up resistor for
global fault detection. The FAULT pin is forced active by one
of the following fault scenarios:
The voltage at IOUT attempts to rise above the compliance
range, due to an open-loop circuit or insufficient power
supply voltage. The IOUT current is controlled by a PMOS
transistor and internal amplifier, as shown in Figure 66.
The internal circuitry that develops the fault output avoids
using a comparator with window limits because this would
require an actual output error before the FAULT output
becomes active. Instead, the signal is generated when the
internal amplifier in the output stage has less than ~1 V
of remaining drive capability (when the gate of the output
PMOS transistor nearly reaches ground). Thus, the FAULT
output activates slightly before the compliance limit is
reached. Because the comparison is made within the
feedback loop of the output amplifier, the output accuracy
is maintained by its open-loop gain, and an output error
does not occur before the FAULT output becomes active.
If the core temperature of the AD5412/AD5422 exceeds
approximately 150°C.
The IOUT fault and over temp bits of the status register are used
in conjunction with the FAULT pin to inform the user which
one of the fault conditions caused the FAULT pin to be asserted
VOLTAGE OUTPUT SHORT CIRCUIT PROTECTION
Under normal operation, the voltage output sinks/sources
10 mA. The maximum current that the voltage output delivers
is ~20 mA; this is the short-circuit current.
VOLTAGE OUTPUT OVERRANGE
An overrange facility is provided on the voltage output. When
enabled via the control register, the selected output range is
overranged by, typically, 10%.
VOLTAGE OUTPUT FORCE-SENSE
The +VSENSE and VSENSE pins are provided to facilitate remote
sensing of the load connected to the voltage output. If the load
is connected at the end of a long or high impedance cable,
sensing the voltage at the load allows the output amplifier to
compensate and ensure that the correct voltage is applied across
the load. This function is limited only by the available power
supply headroom.
ASYNCHRONOUS CLEAR (CLEAR)
The CLEAR pin is an active high clear that allows the voltage
output to be cleared to either zero-scale code or midscale code,
user selectable via the CLEAR SELECT pin, or the CLRSEL bit
of the control register, as described in Table 21. (The clear select
feature is a logical OR function of the CLEAR SELECT pin and
the CLRSEL bit.) The current output clears to the bottom of its
programmed range. It is necessary for CLEAR to be high for a
minimum amount of time to complete the operation (see Figure 2).
When the CLEAR signal is returned low, the output remains at
the cleared value. The preclear value can be restored by pulsing
the LATCH signal low without clocking any data. A new value
cannot be programmed until the CLEAR pin is returned low.
Table 21. CLRSEL Options
CLRSEL
Output Value
Unipolar Output Range
Bipolar Output Range
0
0 V
1
Midscale
Zero scale
In addition to defining the output value for a clear operation,
the CLRSEL bit and CLEAR SELECT pin also define the default
output value. During selection of a new voltage range, the
output value is as defined in Table 21. To avoid glitches on the
output, it is recommended that, before changing voltage ranges,
the user disable the output by setting the OUTEN bit of the
control register to logic low. When OUTEN is set to logic high,
the output goes to the default value as defined by CLRSEL and
CLEAR SELECT.
INTERNAL REFERENCE
The AD5412/AD5422 contain an integrated 5 V voltage
reference with initial accuracy of ±5 mV maximum and a
temperature drift coefficient of ±10 ppm/°C maximum. The
reference voltage is buffered and externally available for use
elsewhere within the system. See Figure 16 for a load regulation
graph of the integrated reference.
EXTERNAL CURRENT SETTING RESISTOR
RSET is an internal sense resistor as part of the voltage-to-current
conversion circuitry (see Figure 66). The stability of the output
current over temperature is dependent on the stability of the
value of RSET. As a method of improving the stability of the
output current over temperature, an external precision 15 kΩ
low drift resistor can be connected to the RSET pin of the
AD5412/AD5422 to be used instead of the internal resistor
(RSET). The external resistor is selected via the control register
(see Table 14).
相關(guān)PDF資料
PDF描述
VE-B40-MV-F1 CONVERTER MOD DC/DC 5V 150W
VI-B4B-MW-F3 CONVERTER MOD DC/DC 95V 100W
VE-2NH-MW-F4 CONVERTER MOD DC/DC 52V 100W
VI-B4B-MW-F1 CONVERTER MOD DC/DC 95V 100W
AD7845JRZ IC DAC 12BIT MULT LC2MOS 24-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5422BREZ 功能描述:IC DAC 16BIT 1CH 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓,單極 采樣率(每秒):* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF)
AD5422BREZ-REEL 功能描述:IC DAC 16BIT 1CH SRL INP 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):*
AD5424 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 8-,10-,12-Bit High Bandwidth Multiplying DACs with Serial Interface
AD5424_1 制造商:AD 制造商全稱:Analog Devices 功能描述:8-/10-/12-Bit, High Bandwidth Multiplying DACs with Parallel Interface
AD5424BRU 制造商:Analog Devices 功能描述:DAC SGL R-2R 8BIT 16TSSOP - Bulk