- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362092 > AD538BD (ANALOG DEVICES INC) Real-Time Analog Computational Unit ACU PDF資料下載
參數(shù)資料
| 型號： | AD538BD |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 運(yùn)動控制電子 |
| 英文描述： | Real-Time Analog Computational Unit ACU |
| 中文描述： | ANALOG MULTIPLE FUNCTIONS, 0.4 MHz BAND WIDTH, CDIP18 |
| 封裝： | SIDE BRAZED, CERAMIC, DIP-18 |
| 文件頁數(shù)： | 7/11頁 |
| 文件大?。?/td> | 167K |
| 代理商： | AD538BD |
AD538
–7–
REV. C
STABILITY PRECAUTIONS
At higher frequencies, the multistaged signal path of the AD538,
as illustrated in Figure 10, can result in large phase shifts. If a
condition of high incremental gain exists along that path (e.g.,
V
O
= V
Y
×
V
Z
/V
X
= 10 V
×
10 mV/10 mV = 10 V so that
V
O
/
V
X
= 1000), then small amounts of capacitive feedback
from V
O
to the current inputs I
Z
or I
X
can result in instability.
Appropriate care should be exercised in board layout to pre-
vent capacitive feedback mechanisms under these conditions.
LOG
e
I
Y
V
Y
Ln Y
LOG
e
I
Z
V
Z
Ln Z
LOG
e
I
X
V
X
Ln X
0.2
#
M
#
5
BUFFER
+
+
+
–
Ln Z – Ln X
M(Ln Z – Ln X)
M(Ln Z – Ln X) +Ln Y
V
O
= V
Y
V
Z
V
X
M
ANTILOG
e
S
S
Figure 10. Model Circuit
USING THE VOLTAGE REFERENCES
A stable bandgap voltage reference for scaling is included in the
AD538. It is laser-trimmed to provide a selectable voltage out-
put of +10 V buffered (Pin 4), +2 V unbuffered (Pin 5) or any
voltages between +2 V and +10.2 V buffered as shown in Figure
11. The output impedance at Pin 5 is approximately 5 k
. Note
that any loading of this pin will produce an error in the +10 V
reference voltage. External loads on the +2 V output should be
greater than 500 k
to maintain errors less than 1%.
25k
V
25k
V
LOG
RATIO
100
V
25k
V
25k
V
ANTILOG
LOG
OUTPUT
100
V
AD538
INTERNAL
VOLTAGE
REFERENCE
I
V
O
I
Z
V
Z
B
REF OUT
–V
S
+V
S
+2V
I
Y
A
D
I
X
V
X
C
PWR
GND
SIGNAL
GND
V
Y
1
18
17
16
15
14
13
12
11
10
2
3
4
5
6
7
8
9
50k
V
11.5k
V
+2V TO +10.2V
BUFFERED
Figure 11. +2 V to +10.2 V Adjustable Reference
In situations not requiring both reference levels, the +2 V output
can be converted to a buffered output by tying Pins 4 and 5
together. If both references are required simultaneously, the
+10 V output should be used directly and the +2 V output
should be externally buffered.
ONE-QUADRANT MULTIPLICATION/DIVISION
Figure 12 shows how the AD538 may be easily configured as a
precision one-quadrant multiplier/divider. The transfer function
V
OUT
= V
Y
(V
Z
/V
X
) allows “three” independent input variables,
a calculation not available with a conventional multiplier. In
addition, the 1000:1 (i.e., 10 mV to 10 V) input dynamic range
of the AD538 greatly exceeds that of analog multipliers comput-
ing one-quadrant multiplication and division.
25k
V
25k
V
LOG
100
V
25k
V
25k
V
ANTILOG
LOG
OUTPUT
100
V
AD538
VOLTAGE
REFERENCE
I
V
O
I
Z
V
Z
B
+10V
+2V
I
Y
A
D
I
X
V
X
C
PWR
GND
SIGNAL
GND
V
Y
1
18
17
16
15
14
13
12
11
10
2
3
4
5
6
7
8
9
V
Z
INPUT
+15V
–15V
OUTPUT
V
X
INPUT
V
INPUT
IN4148
V
OUT
= V
Y
(
)
V
Z
V
X
Figure 12. One-Quadrant Combination Multiplier/Divider
By simply connecting the input V
X
(Pin 15) to the +10 V refer-
ence (Pin 4), and tying the log-ratio output at B to the antilog
input at C, the AD538 can be configured as a one-quadrant
analog multiplier with 10-volt scaling. If 2-volt scaling is desired,
V
X
can be tied to the +2 V reference.
When the input V
X
is tied to the +10 V reference terminal, the
multiplier transfer function becomes:
V
O
=
V
Y
V
Z
10
V
As a multiplier, this circuit provides a typical bandwidth of
400 kHz with values of V
X
, V
Y
or V
Z
varying over a 100:1 range
(i.e., 100 mV to 10 V). The maximum error with a 100 mV to
10 V range for the two input variables will typically be +0.5% of
reading. Using the optional Z offset trim scheme, as shown in
Figure 13, this error can be reduced to +0.25% of reading.
By using the +10 V reference as the V
Y
input, the circuit of
Figure 12 is configured as a one-quadrant divider with a fixed
scale factor. As with the one-quadrant multiplier, the inputs
accept only single (positive) polarity signals. The output of the
one-quadrant divider with a +10 V scale factor is:
V
O
=
10
V
V
Z
V
X
The typical bandwidth of this circuit is 370 kHz with 1 V to
10 V denominator input levels. At lower amplitudes, the band-
width gradually decreases to approximately 200 kHz at the
2 mV input level.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD538SD | Real-Time Analog Computational Unit ACU |
| AD538ACHIPS | Real-Time Analog Computational Unit ACU |
| AD539 | AD539: Wideband Dual-Channel Linear Multiplier/Divider Data Sheet (Rev. A. 12/91) |
| AD539KN | Wideband Dual-Channel Linear Multiplier/Divider |
| AD539JCHIP | DIODE ZENER SINGLE 200mW 8.2Vz 20mA-Izt 0.05 3uA-Ir 6.5 SOT-323 3K/REEL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD538BDZ | 功能描述:IC MULT/DIV REALTIME ACU 18-CDIP RoHS:是 類別:集成電路 (IC) >> 線性 - 模擬乘法器，除法器 系列:- 標(biāo)準(zhǔn)包裝:25 系列:HA 功能:模擬乘法器 位元/級數(shù):四象限 封裝/外殼:16-CDIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:16-CDIP 側(cè)面銅焊 包裝:管件 |
| AD538SD | 功能描述:IC MULT/DIV REALTIME ACU 18-CDIP RoHS:否 類別:集成電路 (IC) >> 線性 - 模擬乘法器，除法器 系列:- 標(biāo)準(zhǔn)包裝:25 系列:HA 功能:模擬乘法器 位元/級數(shù):四象限 封裝/外殼:16-CDIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:16-CDIP 側(cè)面銅焊 包裝:管件 |
| AD538SD/883B | 功能描述:增效器/分頻器 MULT/DIV ACU IC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Multiplier 邏輯系列: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-14 |
| AD5390BCP-3 | 制造商:Analog Devices 功能描述:DAC 16-CH Resistor-String 14-bit 64-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:8/16-CHANNEL, 14/12-BIT, 3V/5V VOLTAGE OUT DAC - Bulk |
| AD5390BCP-3-REEL | 制造商:Analog Devices 功能描述:DAC 16-CH Resistor-String 14-bit 64-Pin LFCSP EP T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。