參數(shù)資料
型號: AD5371BBCZ
廠商: Analog Devices Inc
文件頁數(shù): 26/29頁
文件大?。?/td> 0K
描述: IC DAC 14BIT 40CH SER 100-CSPBGA
標準包裝: 1
設(shè)置時間: 20µs
位數(shù): 14
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 40
電壓電源: 模擬和數(shù)字,雙 ±
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 100-LFBGA,CSPBGA
供應(yīng)商設(shè)備封裝: 100-CSBGA(10x10)
包裝: 托盤
輸出數(shù)目和類型: 40 電壓,單極;40 電壓,雙極
采樣率(每秒): *
AD5371
Rev. B | Page 5 of 28
Parameter
Min
Typ1
Max
Unit
Test Conditions/Comments1
LVDS INTERFACE (REDUCED RANGE LINK)
Digital Inputs2
Input Voltage Range
875
1575
mV
Input Differential Threshold
–0.1
+0.1
V
External Termination Resistance
80
100
132
Ω
Differential Input Voltage
100
mV
POWER REQUIREMENTS
DVCC
2.5
5.5
V
VDD
9
16.5
V
VSS
16.5
4.5
V
Power Supply Sensitivity2
Full Scale/VDD
75
dB
Full Scale/VSS
75
dB
Full Scale/DVCC
90
dB
DICC
2
mA
DVCC = 5.5 V, VIH = DVCC, VIL = GND; normal
operating conditions
IDD
18
mA
Outputs unloaded, DAC outputs = 0 V
20
mA
Outputs unloaded, DAC outputs = full scale
ISS
18
mA
Outputs unloaded, DAC outputs = 0 V
20
mA
Outputs unloaded, DAC outputs = full scale
Power Dissipation Unloaded (P)
280
mW
VSS = 8 V, VDD = 9.5 V, DVCC = 2.5 V
Power-Down Mode
Control register power-down bit set
DICC
5
μA
IDD
35
μA
ISS
35
μA
Junction Temperature3
130
°C
TJ = TA + PTOTAL × θJA
1 Typical specifications are at 25°C.
2 Guaranteed by design and characterization; not production tested.
3 θJA represents the package thermal impedance.
AC CHARACTERISTICS
DVCC = 2.5 V; VDD = 15 V; VSS = 15 V; VREF = 3 V; AGND = DGND = SIGGNDx = 0 V; CL = 200 pF; RL = 10 kΩ; gain (M), offset (C),
and DAC offset registers at default values; all specifications TMIN to TMAX, unless otherwise noted.
Table 3. AC Characteristics1
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
DYNAMIC PERFORMANCE
Output Voltage Settling Time
20
μs
Settling to 1 LSB from a full-scale change
30
μs
DAC latch contents alternately loaded with all 0s and all 1s
Slew Rate
1
V/μs
Digital-to-Analog Glitch Energy
5
nV-s
Glitch Impulse Peak Amplitude
10
mV
Channel-to-Channel Isolation
100
dB
VREF0, VREF1, VREF2 = 2 V p-p, 1 kHz
DAC-to-DAC Crosstalk
20
nV-s
Digital Crosstalk
0.2
nV-s
Digital Feedthrough
0.02
nV-s
Effect of input bus activity on DAC output under test
Output Noise Spectral Density @ 10 kHz
250
nV/√Hz
VREF = 0 V
1 Guaranteed by design and characterization; not production tested.
相關(guān)PDF資料
PDF描述
ADDAC80-CCD-V IC DAC 12BIT LOW COST 24-CDIP
AD5532ABC-3 IC DAC 14BIT 32CH 74-CSPBGA
AD5532ABC-2 IC DAC 14BIT 32CH 74-CSPBGA
AD5532ABC-1 IC DAC 14BIT 32CH 74-CSPBGA
AD664JNZ-UNI IC DAC 12BIT QUAD UNIPOL 28DIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5371BBCZ-REEL 功能描述:IC DAC 14BIT 40CH SER 100-CSPBGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1,000 系列:- 設(shè)置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*
AD5371BSTZ 功能描述:IC DAC 14BIT 40CH SER 80-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1,000 系列:- 設(shè)置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*
AD5371BSTZ-REEL 功能描述:IC DAC 14BIT 40CH SER 80-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1,000 系列:- 設(shè)置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*
AD5372 制造商:AD 制造商全稱:Analog Devices 功能描述:32-Channel, 16/14, Serial Input, Voltage-Output DACs
AD5372BCPZ 制造商:Analog Devices 功能描述:DAC 32CH-CH RES-STRING 16BIT 56LFCSP EP - Trays