參數(shù)資料
型號(hào): AD5340
廠商: Analog Devices, Inc.
英文描述: 2.5 V to 5.5 V, 115 uA, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs
中文描述: 2.5 V至5.5 V,115微安,并行接口單電壓輸出DAC的8-/10-/12-Bit
文件頁(yè)數(shù): 13/20頁(yè)
文件大小: 359K
代理商: AD5340
REV. 0
AD5330/AD5331/AD5340/AD5341
–13–
I
DD
A
F
120
200
190
V
DD
= 5V
V
DD
= 3V
180
170
160
150
140
130
110
100
90
80
Figure 23. I
DD
Histogram with V
DD
=
3 V and V
DD
= 5 V
V
REF
Volts
F
0
2
3
4
5
0
0.2
0.4
1
V
DD
= 5V
T
A
= 25 C
0.2
Figure 26. Full-Scale Error vs. V
REF
250ns/DIV
0.903
0.904
0.905
0.906
0.907
0.908
0.909
0.910
0.911
0.912
0.913
0.914
0.915
0.916
0.917
Figure 24. AD5340 Major-Code Tran-
sition Glitch Energy
FREQUENCY
kHz
10
40
0.01
20
30
0
10
d
0.1
1
10
100
1k
10k
50
60
Figure 25. Multiplying Bandwidth
(Small-Signal Frequency Response)
FUNCTIONAL DESCRIPTION
The AD5330/AD5331/AD5340/AD5341 are single resistor-string
DACs fabricated on a CMOS process with resolutions of 8, 10,
12, and 12 bits, respectively. They are written to using a parallel
interface. They operate from single supplies of 2.5 V to 5.5 V and
the output buffer amplifiers offer rail-to-rail output swing. The
AD5330, AD5340, and AD5341 have a reference input that may
be buffered to draw virtually no current from the reference
source. The reference input of the AD5331 is unbuffered. The
devices have a power-down feature that reduces current con-
sumption to only 80 nA @ 3 V.
Digital-to-Analog Section
The architecture of one DAC channel consists of a reference
buffer and a resistor-string DAC followed by an output buffer
amplifier. The voltage at the V
REF
pin provides the reference
voltage for the DAC. Figure 27 shows a block diagram of the
DAC architecture. Since the input coding to the DAC is straight
binary, the ideal output voltage is given by:
V
V
D
N
2
Gain
OUT
REF
=
×
×
where:
D
= decimal equivalent of the binary code which is loaded to the
DAC register:
0–255 for AD5330 (8 Bits)
0–1023 for AD5331 (10 Bits)
0–4095 for AD5340/AD5341 (12 Bits)
N
= DAC resolution
Gain
= Output Amplifier Gain (1 or 2)
V
OUT
GAIN
V
REF
BUF
DAC
REGISTER
INPUT
REGISTER
RESISTOR
STRING
OUTPUT
BUFFER AMPLIFIER
REFERENCE
BUFFER
Figure 27. Single DAC Channel Architecture
相關(guān)PDF資料
PDF描述
AD5340BRU 2.5 V to 5.5 V, 115 uA, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs
AD5341 2.5 V to 5.5 V, 115 uA, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs
AD5341BRU 2.5 V to 5.5 V, 115 uA, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs
AD5342 2.5 V to 5.5 V, 115 uA, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs
AD5342BRU 2.5 V to 5.5 V, 230uA, Parallel Interface Dual Voltage-Output 8-/10-/12-Bit DACs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5340BRU 制造商:Analog Devices 功能描述:DAC 1-CH Resistor-String 12-bit 24-Pin TSSOP 制造商:Analog Devices 功能描述:IC 12BIT DAC SMD 5340 TSSOP24
AD5340BRU-REEL 制造商:Analog Devices 功能描述:DAC 1-CH Resistor-String 12-bit 24-Pin TSSOP T/R
AD5340BRU-REEL7 制造商:Analog Devices 功能描述:DAC 1-CH Resistor-String 12-bit 24-Pin TSSOP T/R
AD5340BRUZ 功能描述:IC DAC 12BIT PAR 24TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類(lèi)型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類(lèi)型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):* 其它名稱(chēng):MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
AD5340BRUZ1 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:2.5 V to 5.5 V, 115 ??A, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs