- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄8975 > AD5325BRMZ (Analog Devices Inc)IC DAC 12BIT 2WIRE I2C 10-MSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5325BRMZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 9/24頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 12BIT 2WIRE I2C 10-MSOP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 50 |
| 設(shè)置時(shí)間： | 6µs |
| 位數(shù)： | 12 |
| 數(shù)據(jù)接口： | I²C，串行 |
| 轉(zhuǎn)換器數(shù)目： | 4 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 5mW |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 10-TFSOP，10-MSOP（0.118"，3.00mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 10-MSOP |
| 包裝： | 管件 |
| 輸出數(shù)目和類(lèi)型： | 4 電壓，單極；4 電壓，雙極 |
| 采樣率（每秒）： | 125k |
| 產(chǎn)品目錄頁(yè)面： | 782 (CN2011-ZH PDF) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
AD5305/AD5315/AD5325
Rev. G | Page 17 of 24
Table 7. CLR and LDAC Bit Descriptions
Bit
Description
CLR
[0] All DAC registers and input registers are filled with 0s
on completion of the write sequence.
[1] Normal operation.
LDAC
[0] All four DAC registers and, therefore, all DAC outputs,
are simultaneously updated on completion of the write
sequence.
[1] Only addressed input register is updated. There is no
change in the contents of the DAC registers.
DEFAULT READBACK CONDITION
All pointer byte bits power up to 0. Therefore, if the user
initiates a readback without writing to the pointer byte first, no
single DAC channel has been specified. In this case, the default
readback bits are all 0, except for the CLR bit, which is a 1.
MULTIPLE-DAC WRITE SEQUENCE
Because there are individual bits in the pointer byte for each
DAC, it is possible to simultaneously write the same data and
control bits to 2, 3, or 4 DACs by setting the relevant bits to 1.
MULTIPLE-DAC READBACK SEQUENCE
If the user attempts to read back data from more than one DAC
at a time, the part reads back the default, power-on reset
conditions, that is, all 0s except for CLR, which is 1.
WRITE OPERATION
When writing to the AD5305/AD5315/AD5325 DACs, the user
must begin with an address byte (R/W = 0), after which the DAC
acknowledges that it is prepared to receive data by pulling SDA
low. This address byte is followed by the pointer byte, which is
also acknowledged by the DAC. Two bytes of data are then written
to the DAC, as shown in Figure 33. A stop condition follows.
READ OPERATION
When reading data back from the AD5305/AD5315/AD5325
DACs, the user begins with an address byte (R/W = 0), after
which the DAC acknowledges that it is prepared to receive data
by pulling SDA low. This address byte is usually followed by the
pointer byte, which is also acknowledged by the DAC. Following
this, there is a repeated start condition by the master and the
address is resent with R/W = 1. This is acknowledged by the
DAC indicating that it is prepared to transmit data. Two bytes
of data are then read from the DAC, as shown in Figure 34. A
stop condition follows.
However, if the master sends an ACK and continues clocking
SCL (no STOP is sent), the DAC retransmits the same two bytes
of data on SDA. This allows continuous readback of data from
the selected DAC register.
Alternatively, the user can send a start followed by the address
with R/W = 1. In this case, the previously loaded pointer settings
are used and readback of data can commence immediately.
ADDRESS BYTE
SCL
SDA
SCL
SDA
POINTER BYTE
LEAST SIGNIFICANT DATA BYTE
ACK
BY
AD53x5
MOST SIGNIFICANT DATA BYTE
MSB
LSB
MSB
LSB
STOP
COND
BY
MASTER
ACK
BY
AD53x5
ACK
BY
AD53x5
START
COND
BY
MASTER
ACK
BY
AD53x5
MSB
LSB
0
1
0
A0
R/W
X
0
093
0-
0
33
Figure 33. Write Sequence
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS3454LS14S-7P | CONN RCPT 3POS JAM NUT W/PINS |
| VE-J4H-MZ-F4 | CONVERTER MOD DC/DC 52V 25W |
| LTC1590IS#PBF | IC D/A CONV 12BIT DUAL 16-SOIC |
| VE-B4X-MV-F4 | CONVERTER MOD DC/DC 5.2V 150W |
| MS3450W32-17SX | CONN RCPT 4POS WALL MNT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5325BRMZ1 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:2.5 V to 5.5 V, 500 ??A, 2-Wire Interface Interface |
| AD5325BRMZ-REEL | 功能描述:IC DAC 12BIT 2WIRE I2C 10MSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類(lèi)型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD5325BRMZ-REEL1 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:2.5 V to 5.5 V, 500 ??A, 2-Wire Interface Interface |
| AD5325BRMZ-REEL7 | 功能描述:IC DAC 12BIT 2WIRE I2C 10MSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類(lèi)型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD5325BRMZ-REEL71 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:2.5 V to 5.5 V, 500 ??A, 2-Wire Interface Interface |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。