AD5306/AD5316/AD5326
Rev. F | Page 4 of 24
A Version1
B Version1
Parameter2
Min
Typ
Max
Min
Typ
Max
Unit
Conditions/Comments
Short-Circuit Current
25
mA
VDD = 5 V.
16
mA
VDD = 3 V.
Power-Up Time
2.5
μs
Coming out of power-
down mode; VDD = 5 V.
5
μs
Coming out of power-
down mode; VDD = 3 V.
LOGIC INPUTS
Input Current
±1
μA
VIL, Input Low Voltage
0.8
V
VDD = 5 V ± 10%.
0.6
V
VDD = 3 V ± 10%.
0.5
V
VDD = 2.5 V.
VIH, Input High Voltage
1.7
V
VDD = 2.5 V to 5.5 V;
TTL and 1.8 V CMOS
compatible.
Pin Capacitance
3
pF
VIH, Input High Voltage
0.7 VDD
VDD + 0.3
0.7 VDD
VDD + 0.3
V
SMBus compatible at
VDD < 3.6 V.
VIL, Input Low Voltage
0.3
+0.3 VDD
0.3
+0.3 VDD
V
SMBus compatible at
VDD < 3.6 V.
IIN, Input Leakage Current
±1
μA
VHYST, Input Hysteresis
0.05 VDD
V
CIN, Input Capacitance
8
pF
Glitch Rejection
50
ns
Input filtering suppresses
noise spikes of less than
50 ns.
VOL, Output Low Voltage
0.4
V
ISINK = 3 mA.
0.6
V
ISINK = 6 mA.
Three-State Leakage Current
±1
μA
Three-State Output
Capacitance
8
pF
POWER REQUIREMENTS
VDD
2.5
5.5
2.5
5.5
V
VIH = VDD and VIL = GND;
interface inactive.
VDD = 4.5 V to 5.5 V
500
900
500
900
μA
All DACs in unbuffered
mode.
Buffered mode, extra
current is typically x mA
per DAC, where
x = 5 μA + VREF/RDAC.
VDD = 2.5 V to 3.6 V
400
750
400
750
μA
IDD (Power-Down Mode)
VIH = VDD and VIL = GND;
interface inactive.
VDD = 4.5 V to 5.5 V
0.3
1
0.3
1
μA
IDD = 3 μA (max) during
readback on SDA.
VDD = 2.5 V to 3.6 V
0.09
1
0.09
1
μA
IDD = 1.5 μA (max) during
readback on SDA.
1 Temperature range (A, B versions): 40°C to +105°C; typical at +25°C.
2 See the Terminology section.
3 DC specifications tested with the outputs unloaded.
4 Linearity is tested using a reduced code range: AD5306 (Code 8 to 255); AD5316 (Code 28 to 1023); AD5326 (Code 115 to 4095).
5 This corresponds to x codes. x = deadband voltage/LSB size.
6 Guaranteed by design and characterization; not production tested.
7 For the amplifier output to reach its minimum voltage, the offset error must be negative; for the amplifier output to reach its maximum voltage, VREF = VDD,
the offset plus gain error must be positive.
8 Interface inactive; all DACs active. DAC outputs unloaded.