- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9010 > AD5304ARMZ-REEL7 (Analog Devices Inc)IC DAC 8BIT QUAD VOUT 10MSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5304ARMZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 8/24頁(yè) |
| 文件大小： | 0K |
| 描述： | IC DAC 8BIT QUAD VOUT 10MSOP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 設(shè)置時(shí)間： | 6µs |
| 位數(shù)： | 8 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 4 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 4.5W |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 10-TFSOP，10-MSOP（0.118"，3.00mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 10-MSOP |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 輸出數(shù)目和類型： | 4 電壓，單極；4 電壓，雙極 |
| 采樣率（每秒）： | 167k |
| 產(chǎn)品目錄頁(yè)面： | 782 (CN2011-ZH PDF) |
| 其它名稱： | AD5304ARMZ-REEL7DKR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
AD5304/AD5314/AD5324
Data Sheet
Rev. H | Page 16 of 24
Double-Buffered Interface
The AD5304/AD5314/AD5324 DACs have double-buffered inter-
faces consisting of two banks of registers—input registers and
DAC registers. The input register is directly connected to the input
shift register and the digital code is transferred to the relevant input
register on completion of a valid write sequence. The DAC
register contains the digital code used by the resistor string.
Access to the DAC register is controlled by the LDAC bit. When
the LDAC bit is set high, the DAC register is latched and hence
the input register can change state without affecting the contents of
the DAC register. However, when the LDAC bit is set low, all DAC
registers are updated after a complete write sequence.
This is useful if the user requires simultaneous updating of all
DAC outputs. The user can write to three of the input registers
individually and then, by setting the LDAC bit low when
writing to the remaining DAC input register, all outputs
update simultaneously.
These parts contain an extra feature whereby the DAC register
is not updated unless its input register has been updated since
the last time that LDAC was brought low. Normally, when LDAC
is brought low, the DAC registers are filled with the contents of
the input registers. In the case of the AD5304/AD5314/AD5324,
the part updates the DAC register only if the input register has
been changed since the last time the DAC register was updated,
thereby removing unnecessary digital crosstalk.
POWER-DOWN MODE
The AD5304/AD5314/AD5324 have low power consumption,
dissipating only 1.5 mW with a 3 V supply and 3 mW with a
5 V supply. Power consumption can be further reduced when
the DACs are not in use by putting them into power-down mode,
selected by a 0 on Bit 13 (PD) of the control word.
When the PD bit is set to 1, all DACs work normally with a typical
power consumption of 600 μA at 5 V (500 μA at 3 V). However, in
power-down mode, the supply current falls to 200 nA at 5 V
(80 nA at 3 V) when all DACs are powered down. Not only does
the supply current drop, but also the output stage is internally
switched from the output of the amplifier, making it open-circuit.
This has the advantage that the output is three-stated while the
part is in power-down mode, and provides a defined input
condition for whatever is connected to the output of the DAC
amplifier. The output stage is illustrated in Figure 35.
The bias generator, the output amplifier, the resistor string, and
all other associated linear circuitry are shut down when the power-
down mode is activated. However, the contents of the registers
are unaffected when in power-down. The time to exit power-down
is typically 2.5 μs for VDD = 5 V and 5 μs when VDD = 3 V. This is
the time from the falling edge of the 16th SCLK pulse to when
the output voltage deviates from its power down voltage. See
Figure 22 for a plot.
RESISTOR
STRING DAC
AMPLIFIER
VOUT
POWER-DOWN
CIRCUITRY
0
09
29
-0
35
Figure 35. Output Stage during Power-Down
MICROPROCESSOR INTERFACING
AD5304/AD5314/AD5324 to ADSP-21xx
Figure 36 shows a serial interface between the AD5304/AD5314/
AD5324 and the ADSP-21xx family. The ADSP-21xx is set up
to operate in the SPORT transmit alternate framing mode. The
ADSP-21xx sport is programmed through the SPORT control
register and must be configured as follows: internal clock operation,
active-low framing, and 16-bit word length. Transmission is
initiated by writing a word to the Tx register after the SPORT
has been enabled. The data is clocked out on each rising edge of
the DSP’s serial clock and clocked into the AD5304/AD5314/
AD5324 on the falling edge of the DAC’s SCLK.
AD5304/
AD5314/
AD5324*
ADSP-21xx*
*ADDITIONAL PINS OMITTED FOR CLARITY.
DIN
DT
SCLK
SYNC
TFS
0
09
29
-03
6
Figure 36. AD5304/AD5314/AD5324 to ADSP-21xx Interface
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27473E22F2S | CONN PLUG 85POS STRAIGHT W/SCKT |
| VE-2N3-MW-F2 | CONVERTER MOD DC/DC 24V 100W |
| IDT23S09E-1DCGI | IC CLK BUFF ZD 16SOIC |
| MS27656T25B35H | CONN RCPT 128POS WALL MNT W/PINS |
| VE-2N3-MW-F1 | CONVERTER MOD DC/DC 24V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5304BCPZ-REEL7 | 功能描述:IC DAC 8BIT QUAD VOUT 10LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標(biāo)準(zhǔn)包裝:91 系列:- 設(shè)置時(shí)間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:8 電壓電源:單電源 功率耗散（最大）:2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:14-DFN-EP（4x3） 包裝:管件 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD5304BRM | 功能描述:IC DAC 8BIT QUAD VOUT 10-MSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:* |
| AD5304BRM-REEL | 功能描述:IC DAC 8BIT QUAD VOUT 10-MSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:* |
| AD5304BRM-REEL7 | 功能描述:IC DAC 8BIT QUAD VOUT 10-MSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標(biāo)準(zhǔn)包裝:91 系列:- 設(shè)置時(shí)間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:8 電壓電源:單電源 功率耗散（最大）:2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:14-DFN-EP（4x3） 包裝:管件 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD5304BRMZ | 功能描述:IC DAC 8BIT QUAD VOUT 10-MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁(yè)面:1398 (CN2011-ZH PDF) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。