參數(shù)資料
型號： AD5292BRUZ-20-RL7
廠商： Analog Devices Inc
文件頁數(shù)： 18/32頁
文件大小： 0K
描述： IC POT DIG 1024P SPI 20K 14TSSOP
設(shè)計資源： 30 V Low Cost DAC Using AD5292 Digital Potentiometer (CN0111)
Variable Gain Noninverting Amplifier Using AD5292 and OP184 (CN0112)
Variable Gain Inverting Amplifier Using AD5292 and OP184 (CN0113)
Low Cost, High Voltage, Programmable Gain Instrumentation Amplifier Using AD5292 and AD8221 (CN0114)
Programmable High Voltage Source with Boosted Output Current Using AD5292, OP184, and MOSFETs (CN0115)
Programmable Bidirectional Current Source Using AD5292 and ADA4091-4 (CN0117)
Logarithmic Audio Volume Control with Glitch Reduction Using AD5292 (CN0120)
標(biāo)準(zhǔn)包裝： 1,000
接片： 1024
電阻（歐姆）： 20k
電路數(shù)： 1
溫度系數(shù)： 標(biāo)準(zhǔn)值 35 ppm/°C
存儲器類型： 非易失
接口： 4 線串行
電源電壓： 9 V ~ 33 V，±9 V ~ 16.5 V
工作溫度： -40°C ~ 105°C
安裝類型： 表面貼裝
封裝/外殼： 14-TSSOP（0.173"，4.40mm 寬）
供應(yīng)商設(shè)備封裝： 14-TSSOP
包裝： 帶卷 (TR)
AD5291/AD5292
Rev. D | Page 25 of 32
RESISTOR PERFORMANCE MODE
This mode activates a new, patented 1% end-to-end resistor
tolerance that ensures a ±1% resistor tolerance on each code,
that is, code = half scale, RWB = 10 kΩ ± 100 Ω. See Table 2
(AD5291) or Table 5 (AD5292) to check which codes achieve
±1% resistor tolerance. The resistor performance mode is
activated by programming Bit C2 of the control register (see
Table 13 and Table 14). The typical settling time is shown in
RESET
A low-to-high transition of the hardware RESET pin loads the
RDAC register with the contents of the most recently programmed
20-TP memory location. The AD5291 and AD5292 can also be
reset through software by executing Command 4 (see
).
If no 20-TP memory location is programmed, then the RDAC
register loads with midscale upon reset. The control register is
restored with default bits; see
.
SDO PIN AND DAISY-CHAIN OPERATION
The serial data output pin (SDO) serves two purposes: it can be
used to read the contents of the wiper setting, 50-TP values and
control register using Command 2, Command 5 and Command 7,
respectively (see Table 11) or the SDO pin can be used in daisy-
chain mode. Data is clocked out of SDO on the rising edge of
SCLK. The SDO pin contains an open-drain N-channel FET
that requires a pull-up resistor if this pin is used. To place the
pin in high impedance and minimize the power dissipation
when the pin is used, the 0x8001 data word followed by
Command 0 should be sent to the part. Table 17 provides a
sample listing for the sequence of the serial data input (DIN).
Daisy chaining minimizes the number of port pins required
from the controlling IC. As shown in Figure 64, users need to
tie the SDO pin of one package to the DIN pin of the next
package. Users may need to increase the clock period, because
the pull-up resistor and the capacitive loading at the SDO-to-
DIN interface may require additional time delay between
subsequent devices.
When two AD5291 and AD5292 devices are daisy-chained, 32
bits of data are required. The first 16 bits go to U2, and the
second 16 bits go to U1. Hold the SYNC pin low until all 32 bits
are clocked into their respective shift registers. The SYNC pin is
then pulled high to complete the operation.
Keep the SYNC pin low until all 32 bits are clocked into their
respective serial registers. The SYNC pin is then pulled high to
complete the operation.
DIN
SDO
SCLK
RP
2.2k
DIN
SDO
U1
U2
AD5291/
AD5292
AD5291/
AD5292
SYNC
VLOGIC
MICRO-
CONTROLLER
SCLK
SS
MOSI
SYNC
07
674
-05
0
Figure 64. Daisy-Chain Configuration Using SDO
RDAC ARCHITECTURE
To achieve optimum performance, Analog Devices has patented
the RDAC segmentation architecture for all the digital
potentiometers. In particular, the AD5291 and AD5292 employ
a three-stage segmentation approach, as shown in Figure 65.
The AD5291 and AD5292 wiper switches are designed with the
transmission gate CMOS topology and with the gate voltages
derived from VDD and VSS.
RW
SW
W
RW
8-/10-BIT
ADDRESS
DECODER
A
RL
RM
B
RM
RL
07
67
4
-05
1
Figure 65. Simplified RDAC Circuit
Table 17. Minimize Power Dissipation at SDO Pin
DIN
Action
0xXXXX
Last user command sent to the digipot
0x8001
0xXXXX
Prepares the SDO pin to be placed in high impedance mode
0x0000
High impedance
The SDO pin is placed in high impedance
1 X is don’t care.
相關(guān)PDF資料
PDF描述
DS1100U-200/T&R IC DELAY LINE 5TAP 200NS 8-USOP
VI-274-MW CONVERTER MOD DC/DC 48V 100W
AD7376ARWZ10-RL IC POT DIGITAL 10K 16-SOIC
DS1100U-30/T&R IC DELAY LINE 5TAP 30NS 8-USOP
AD5232BRUZ10-REEL7 IC POT DGTL DUAL 256POS 16TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5292BRUZ-50 功能描述:IC DGTL POT 1024POS 20K 14TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 35 ppm/°C 存儲器類型:非易失 接口:3 線串口 電源電壓:2.7 V ~ 5.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN-EP（3x3） 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:1399 (CN2011-ZH PDF) 其它名稱:MAX5423ETA+TCT
AD5292BRUZ-50-RL7 功能描述:IC DGTL POT 1024POS 20K 14TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN（2x3） 包裝:帶卷 (TR)
AD5292SRU-20-EP 制造商:Analog Devices 功能描述:1024 TAP, 1% DIGIPOT WITH SPI INTERFACE - Rail/Tube 制造商:Analog Devices 功能描述:IC DGTL POT 1024POS 20K 14TSSOP 制造商:Analog Devices 功能描述:1024 tap 1% digiPOT with SPI interface
AD5292SRUZ-20-EP 功能描述:IC DGTL POT 1024POS 20K 14TSSOP 制造商:analog devices inc. 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:96
AD5293 制造商:AD 制造商全稱:Analog Devices 功能描述:Single-Channel, 1024-Position, 1% R-Tolerance Digital Potentiometer
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*