參數(shù)資料
型號(hào)： AD526
英文描述： Software Programmable Gain Amplifier
中文描述： 軟件可編程增益放大器
文件頁(yè)數(shù)： 8/14頁(yè)
文件大?。?/td> 464K
代理商： AD526
AD526
REV. D
–8–
THEORY OF OPERATION
The AD526 is a complete software programmable gain amplifier
(SPGA) implemented monolithically with a drift-trimmed
BiFET amplifier, a laser wafer trimmed resistor network, JFET
analog switches and TTL compatible gain code latches.
A particular gain is selected by applying the appropriate gain
code (see Table I) to the control logic. The control logic turns
on the JFET switch that connects the correct tap on the gain
network to the inverting input of the amplifier; all unselected
JFET gain switches are off (open). The “on” resistance of the
gain switches causes negligible gain error since only the
amplifier’s input bias current, which is less than 150 pA, actu-
ally flows through these switches.
The AD526 is capable of storing the gain code, (latched mode),
B, A0, A1, A2, under the direction of control inputs
CLK
and
CS
. Alternatively, the AD526 can respond directly to gain code
changes if the control inputs are tied low (transparent mode).
For gains of 8 and 16, a fraction of the frequency compensation
capacitance (C1 in Figure 32) is automatically switched out of
the circuit. This increases the amplifier’s bandwidth and im-
proves its signal settling time and slew rate.
AMPLIFIER
+V
S
V
IN
N1
N2
C1
C2
OUT
FORCE
OUT
SENSE
–V
S
A0
A1
A2
B
CLK
CS
DIGITAL
GND
L
A
T
C
H
E
S
C
O
N
T
R
O
L
L
O
G
I
C
G = 8
G = 16
ANALOG
GND2
ANALOG
GND1
1k
V
1.7k
V
G = 2
G = 4
1.7k
V
3.4k
V
1k
V
14k
V
RESISTOR
NETWORK
Figure 32. Simplified Schematic of the AD526
TRANSPARENT MODE OF OPERATION
In the transparent mode of operation, the AD526 will respond
directly to level changes at the gain code inputs (A0, A1, A2) if
B is tied high and both
CS
and
CLK
are allowed to float low.
After the gain codes are changed, the AD526’s output voltage
typically requires 5.5
μ
s to settle to within 0.01% of the final
value. Figures 26 to 29 show the performance of the AD526 for
positive gain code changes.
16
15
14
13
12
11
10
9
1
2
3
4
5
6
7
8
+
–
OUT
FORCE
OUT
SENSE
V
OUT
0.1
m
F
AD526
16
8
4
2
1
GAIN NETWORK
A1
A0
LOGIC AND LATCHES
CS
CLK
A2
B
–V
S
0.1
m
F
+V
S
+5V
A2
A1
A0
V
IN
Figure 33. Transparent Mode
LATCHED MODE OF OPERATION
The latched mode of operation is shown in Figure 34. When
either
CS
or
CLK
go to a Logic “1,” the gain code (A0, A1, A2,
B) signals are latched into the registers and held until both
CS
and
CLK
return to “0.”
Unused
CS
or
CLK
inputs should be tied
to ground .
The
CS
and
CLK
inputs are functionally and electri-
cally equivalent.
OUT
FORCE
OUT
SENSE
V
OUT
0.1
m
F
–V
S
0.1
m
F
+V
S
+5V
A2
A1
A0
V
IN
TIMING SIGNAL
16
15
14
13
12
11
10
9
1
2
3
4
5
6
7
8
+
–
AD526
16
8
4
2
1
GAIN NETWORK
A1
A0
LOGIC AND LATCHES
CS
CLK
A2
B
Figure 34. Latched Mode
相關(guān)PDF資料
PDF描述
AD883B Software Programmable Gain Amplifier
AD526A Software Programmable Gain Amplifier
AD526AD Software Programmable Gain Amplifier
AD526B Software Programmable Gain Amplifier
AD526BD Software Programmable Gain Amplifier
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5260 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Bit Dual Nonvolatile Memory Digital Potentiometer
AD5260_10 制造商:AD 制造商全稱:Analog Devices 功能描述:1-/2-Channel 15 V Digital Potentiometer
AD5260BRU20 制造商:Analog Devices 功能描述:Digital Potentiometer 256POS 20KOhm Single 14-Pin TSSOP 制造商:Analog Devices 功能描述:IC DIGITAL POTENTIOMETER 8-BIT
AD5260BRU200 制造商:Analog Devices 功能描述:Digital Potentiometer 256POS 200KOhm Single 14-Pin TSSOP 制造商:Analog Devices 功能描述:IC DIGITAL POTENTIOMETER 8-BIT
AD5260BRU200-REEL7 制造商:Analog Devices 功能描述:Digital Potentiometer 256POS 200KOhm Single 14-Pin TSSOP T/R 制造商:Rochester Electronics LLC 功能描述:8-BIT SPI DIG POT - Tape and Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*