- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9291 > AD5251BRUZ100-RL7 (Analog Devices Inc)IC POT DGTL DL 100K 64P 14TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD5251BRUZ100-RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 14/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC POT DGTL DL 100K 64P 14TSSOP |
| 標準包裝： | 1,000 |
| 接片： | 64 |
| 電阻（歐姆）： | 100k |
| 電路數(shù)： | 2 |
| 溫度系數(shù)： | 標準值 650 ppm/°C |
| 存儲器類型： | 非易失 |
| 接口： | I²C（設(shè)備位址） |
| 電源電壓： | 2.7 V ~ 5.5 V，±2.25 V ~ 2.75 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 14-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 14-TSSOP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
Data Sheet
AD5251/AD5252
Rev. D | Page 21 of 28
THEORY OF OPERATION
The AD5251/AD5252 are dual-channel digital potentiometers
in 1 k, 10 k, 50 k, or 100 k that allow 64/256 linear
resistance step adjustments. The AD5251/AD5252 employ
double-gate CMOS EEPROM technology, which allows
resistance settings and user-defined data to be stored in the
EEMEM registers. The EEMEM is nonvolatile, such that
settings remain when power is removed. The RDAC wiper
settings are restored from the nonvolatile memory settings
during device power-up and can also be restored at any time
during operation.
The AD5251/AD5252 resistor wiper positions are determined
by the RDAC register contents. The RDAC register acts like a
scratch-pad register, allowing unlimited changes of resistance
settings. RDAC register contents can be changed using the
device’s serial I2C interface. The format of the data-words and
the commands to program the RDAC registers are discussed in
the I2C Interface Detail Description section.
The four RDAC registers have corresponding EEMEM memory
locations that provide nonvolatile storage of resistor wiper position
settings. The AD5251/AD5252 provide commands to store the
RDAC register contents to their respective EEMEM memory
locations. During subsequent power-on sequences, the RDAC
registers are automatically loaded with the stored value.
Whenever the EEMEM write operation is enabled, the device
activates the internal charge pump and raises the EEMEM cell
gate bias voltage to a high level; this essentially erases the current
content in the EEMEM register and allows subsequent storage
of the new content. Saving data to an EEMEM register consumes
about 35 mA of current and lasts approximately 26 ms. Because
of charge-pump operation, all RDAC channels may experience
noise coupling during the EEMEM writing operation.
The EEMEM restore time in power-up or during operation is
about 300 s. Note that the power-up EEMEM refresh time
depends on how fast VDD reaches its final value. As a result, any
supply voltage decoupling capacitors limits the EEMEM restore
time during power-up. For example, Figure 20 shows a power-
up profile of the VDD where there is no decoupling capacitor and
the applied power is a digital signal. The device initially resets
the measured RDACs to midscale before restoring the EEMEM
contents. By default, EEMEM is loaded at midscale until a new
value is loaded. The omission of the decoupling capacitors
should only be considered when the fast restoring time is
absolutely needed in the application. In addition, users should
issue a NOP Command 0 immediately after using Command 1
to restore the EEMEM setting to RDAC, thereby minimizing
supply current dissipation. Reading user data directly from
EEMEM does not require a similar NOP command execution.
In addition to the movement of data between RDAC and
EEMEM registers, the AD5251/AD5252 provide other shortcut
commands that facilitate programming, as shown in Table 11.
Table 11. Quick Commands
Command
Description
0
NOP.
1
Restore EEMEM content to RDAC. Users should
issue NOP immediately after this command to
conserve power.
2
Store RDAC register setting to EEMEM.
3
Decrement RDAC 6 dB (shift data bits right).
4
Decrement all RDACs 6 dB (shift all data bits right).
5
Decrement RDAC one step.
6
Decrement all RDACs one step.
7
Reset EEMEM contents to all RDACs.
8
Increment RDAC 6 dB (shift data bits left).
9
Increment all RDACs 6 dB (shift all data bits left).
10
Increment RDAC one step.
11
Increment all RDACs one step.
12 to 15
Reserved.
LINEAR INCREMENT/DECREMENT COMMANDS
The increment and decrement commands (10, 11, 5, and 6) are
useful for linear step-adjustment applications. These commands
simplify microcontroller software coding by allowing the
controller to send just an increment or decrement command to
the AD5251/AD5252. The adjustments can be directed to a
single RDAC or to all four RDACs.
±6 dB ADJUSTMENTS
(DOUBLING/HALVING WIPER SETTING)
The AD5251/AD5252 accommodate ±6 dB adjustments of
the RDAC wiper positions by shifting the register contents to
left/right for increment/decrement operations, respectively.
Command 3, Command 4, Command 8, and Command 9
can be used to increment or decrement the wiper positions in
6 dB steps synchronously or asynchronously.
Incrementing the wiper position by +6 dB essentially doubles
the RDAC register value, whereas decrementing the wiper
position by –6 dB halves the register content. Internally, the
AD5251/AD5252 use shift registers to shift the bits left and
right to achieve a ±6 dB increment or decrement. The maximum
number of adjustments is nine and eight steps for incrementing
from zero scale and decrementing from full scale, respectively.
These functions are useful for various audio/video level
adjustments, especially for white LED brightness settings in
which human visual responses are more sensitive to large
adjustments than to small adjustments.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5290YRMZ50-R7 | IC POT DGTL 50KW 256POS 10-MSOP |
| VE-2TN-MX-B1 | CONVERTER MOD DC/DC 18.5V 75W |
| M83723/77W16247 | CONN PLUG 24POS STRAIGHT W/SCKT |
| VE-2T2-MX-B1 | CONVERTER MOD DC/DC 15V 75W |
| M83723/77R16246 | CONN PLUG 24POS STRAIGHT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5251BRUZ50 | 功能描述:IC POT DGTL DUAL 50K 64P 14TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標準包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數(shù):1 溫度系數(shù):標準值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
| AD5251EVAL | 制造商:Analog Devices 功能描述:EVAL BD FOR AD5251 DGTL POTENTIOMETERS - Bulk |
| AD5252 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 64-and 256-Position I2C Nonvolatile Memory Digital Potentiometers |
| AD5252BRU1 | 功能描述:IC DIG POT DUAL 256 1K 14-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標準包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數(shù):1 溫度系數(shù):標準值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
| AD5252BRU10 | 功能描述:IC DIG POT DUAL 256 10K 14TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標準包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數(shù):1 溫度系數(shù):標準值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。