- 您現(xiàn)在的位置：買賣IC網 > PDF目錄9298 > AD5172BRM10-RL7 (Analog Devices Inc)IC DGTL POT DUAL OTP 10-MSOP T/R PDF資料下載
參數(shù)資料
| 型號： | AD5172BRM10-RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 15/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DGTL POT DUAL OTP 10-MSOP T/R |
| 標準包裝： | 1,000 |
| 接片： | 256 |
| 電阻（歐姆）： | 10k |
| 電路數(shù)： | 2 |
| 溫度系數(shù)： | 標準值 35 ppm/°C |
| 存儲器類型： | 非易失 |
| 接口： | I²C |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 10-TFSOP，10-MSOP（0.118"，3.00mm 寬） |
| 供應商設備封裝： | 10-MSOP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD5172/AD5173
Data Sheet
Rev. I | Page 22 of 28
I2C-COMPATIBLE, 2-WIRE SERIAL BUS
This section describes how the 2-wire, I2C-compatible serial bus
protocol operates.
The master initiates a data transfer by establishing a start
condition, which is when a high-to-low transition on the SDA
line occurs while SCL is high (see Figure 48 and Figure 49).
The following byte is the slave address byte, which consists of
the slave address followed by an R/W bit (this bit determines
whether data is read from or written to the slave device). The
has two configurable address bits, AD0 and AD1 (see Figure 48
The slave whose address corresponds to the transmitted address
responds by pulling the SDA line low during the ninth clock
pulse (this is called the acknowledge bit). At this stage, all other
devices on the bus remain idle while the selected device waits
for data to be written to or read from its serial register. If the
R/W bit is high, the master reads from the slave device. If the
R/W bit is low, the master writes to the slave device.
In write mode, the second byte is the instruction byte. The first
bit (MSB) of the instruction byte is the RDAC subaddress select
bit. Logic low selects Channel 1; logic high selects Channel 2.
The second MSB, SD, is a shutdown bit. A logic high causes an
open circuit at Terminal A while shorting the wiper to Terminal B.
This operation yields almost 0 in rheostat mode or 0 V in
potentiometer mode. It is important to note that the shutdown
operation does not disturb the contents of the register. When
brought out of shutdown, the previous setting is applied to the
RDAC. In addition, during shutdown, new settings can be
programmed. When the part is returned from shutdown, the
corresponding VR setting is applied to the RDAC.
The third MSB, T, is the OTP programming bit. A logic high
blows the polyfuses and programs the resistor setting permanently.
The OTP program time is 400 ms.
The fourth MSB must always be at Logic 0.
The fifth MSB, OW, is an overwrite bit. When raised to a logic high,
OW allows the RDAC setting to be changed even after the internal
fuses are blown. However, when OW is returned to Logic 0, the
position of the RDAC returns to the setting prior to the overwrite.
Because OW is not static, if the device is powered off and on,
the RDAC presets to midscale or to the setting at which the
fuses were blown, depending on whether the fuses had been
permanently set.
The remainder of the bits in the instruction byte are don’t cares
(see Figure 48 and Figure 49).
After acknowledging the instruction byte, the last byte in write
mode is the data byte. Data is transmitted over the serial bus in
sequences of nine clock pulses (eight data bits followed by an
acknowledge bit). The transitions on the SDA line must occur
during the low period of SCL and remain stable during the high
period of SCL (see Figure 3).
In read mode, the data byte follows immediately after the
acknowledgment of the slave address byte. Data is transmitted
over the serial bus in sequences of nine clock pulses (a slight
difference from the write mode, where there are eight data bits
followed by an acknowledge bit). Similarly, transitions on the
SDA line must occur during the low period of SCL and remain
stable during the high period of SCL (see Figure 50 and Figure 51).
Note that the channel of interest is the one that is previously
selected in write mode. If users need to read the RDAC values
of both channels, they must program the first channel in write
mode and then change to read mode to read the first channel
value. After that, the user must return to write mode with the
second channel selected and read the second channel value in
read mode. It is not necessary for users to issue the Frame 3
data byte in write mode for subsequent readback operations.
Refer to Figure 50 and Figure 51 for the programming format.
Following the data byte, the validation byte contains two valida-
tion bits, E0 and E1 (see Table 7). These bits signify the status of
the one-time programming (see Figure 50 and Figure 51).
After all data bits are read or written, the master establishes a
stop condition. A stop condition is defined as a low-to-high
transition on the SDA line while SCL is high. In write mode,
the master pulls the SDA line high during the 10th clock pulse to
establish a stop condition (see Figure 48 and Figure 49). In read
mode, the master issues a no acknowledge for the ninth clock
pulse (that is, the SDA line remains high). The master brings
the SDA line low before the 10th clock pulse and then brings the
SDA line high to establish a stop condition (see Figure 50 and
A repeated write function provides the user with the flexibility
of updating the RDAC output multiple times after addressing
and instructing the part only once. For example, after the RDAC
has acknowledged its slave address and instruction bytes in write
mode, the RDAC output is updated on each successive byte. If
different instructions are needed, however, the write/read mode
must restart with a new slave address, instruction, and data byte.
Similarly, a repeated read function of the RDAC is also allowed.
相關PDF資料 |
PDF描述 |
|---|---|
| VE-B6N-MY-F1 | CONVERTER MOD DC/DC 18.5V 50W |
| MC100EP196BMNR4G | IC DELAY LINE 1024TAP 32-QFN |
| MC100EP195BMNR4G | IC DELAY LINE 1024TAP 32-QFN |
| VI-22X-MW | CONVERTER MOD DC/DC 5.2V 100W |
| MS3120E16-23P | CONN RCPT 23POS WALL MNT W/PINS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD5172BRM2.5 | 功能描述:IC POT DUAL 2.5K 256POS 10-MSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標準包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數(shù):1 溫度系數(shù):標準值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應商設備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
| AD5172BRM2.5-RL7 | 功能描述:IC DGTL POT DUAL OTP 10-MSOP T/R RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標準包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數(shù):1 溫度系數(shù):標準值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應商設備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
| AD5172BRM50 | 功能描述:IC POT DUAL 50K 256POS 10-MSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標準包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數(shù):1 溫度系數(shù):標準值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應商設備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
| AD5172BRM50-RL7 | 制造商:Analog Devices 功能描述:Digital Potentiometer 256POS 50KOhm Dual 10-Pin MSOP T/R 制造商:Analog Devices 功能描述:DGTL POTENTIOMETER 256POS 50KOHM DUAL 10MSOP - Tape and Reel |
| AD5172BRMZ10 | 功能描述:IC POT DUAL 10K 256POS 10MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標準包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數(shù):1 溫度系數(shù):標準值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應商設備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復。