- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄8983 > AD5025BRUZ (Analog Devices Inc)IC DAC DUAL 12BIT SPI 14TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5025BRUZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 14/28頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC DUAL 12BIT SPI 14TSSOP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 96 |
| 系列： | nanoDAC™ |
| 設(shè)置時(shí)間： | 5.8µs |
| 位數(shù)： | 12 |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 13.5mW |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 14-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 14-TSSOP |
| 包裝： | 管件 |
| 輸出數(shù)目和類(lèi)型： | 2 電壓，單極；2 電壓，雙極 |
| 采樣率（每秒）： | * |
| 產(chǎn)品目錄頁(yè)面： | 781 (CN2011-ZH PDF) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
AD5025/AD5045/AD5065
Rev. 0 | Page 21 of 28
CLEAR CODE REGISTER
The AD5025/AD5045/AD5065 have a hardware CLR pin that
is an asynchronous clear input. The CLR input is falling edge sensi-
tive. Bringing the CLR line low clears the contents of the input
register and the DAC registers to the data contained in the user-
configurable CLR register, and sets the analog outputs accordingly
(see Table 13). This function can be used in system calibration
to load zero scale, midscale, or full scale to all channels together.
These clear code values are user-programmable by setting two
bits, Bit DB1 and Bit DB0, in the input register (see Table 13).
The default setting clears the outputs to 0 V. Command 0101 is
reserved for loading the clear code register (see Table 8).
Table 13. Clear Code Register
Clear Code Register
DB1 (CR1)
DB0 (CR0)
Clears to Code
0
0x0000
0
1
0x8000
1
0
0xFFFF
1
No operation
The part exits clear code mode on the 32nd falling edge of the
next write to the part. If CLR is activated during a write sequence,
the write is aborted.
The CLR pulse activation time, the falling edge of CLR to when
the output starts to change, is typically 10.6 μs (see Figure 31).
See Table 14 for contents of the input register during the
loading clear code register operation.
LDAC FUNCTION
Hardware LDAC Pin
The outputs of all DACs can be updated simultaneously using
the hardware LDAC pin. The LDAC pin can be used in
synchronous or asynchronous mode, as shown in Figure 3.
Synchronous LDAC: LDAC is held low. After new data is read,
the DAC registers are updated on the falling edge of the 32nd
SCLK pulse. LDAC can be permanently low or pulsed in
standalone mode. LDAC cannot be tied permanently low in
daisy-chain mode.
Asynchronous LDAC: LDAC is held high and pulsed. The outputs
are not updated at the same time that the input registers are
written to. When LDAC goes low, the DAC registers are updated
with the contents of the input register.
Software LDAC Function
Alternatively, the outputs of all DACs can be updated simulta-
neously using the software LDAC function by writing to Input
Register n (see Table 7) and updating all DAC registers.
Command 0010 is reserved for this software LDAC function.
The LDAC register gives the user extra flexibility and control
over the hardware LDAC pin (see Table 16). Setting the LDAC
bit register (DB0 to DB3) to 0 for a DAC channel means that
this channel update is controlled by the hardware LDAC pin.
If DB0 or DB3 is set to 1, this channel updates synchronously.
The part effectively sees the hardware LDAC pin as being tied
low (see Table 15 for the LDAC register mode of operation).
This flexibility is useful in applications where the user wants to
simultaneously update select channels while the rest of the
channels are synchronously updating.
Table 14. 32-Bit Input Register Contents for Clear Code Function
MSB
LSB
DB31 to DB28
DB27
DB26
DB25
DB24
DB23
DB22
DB21
DB20
DB2 to DB19
DB1
DB0
X
0
1
0
1
X
1/0
Don’t cares
Command bits (C3 to C0)
Address bits (A3 to A0)
Don’t cares
Clear code register
(CR1 to CR0)
Table 15. LDAC Overwrite Definitions
Load DAC Register
LDAC Bits (DB3 and DB0)
LDAC Pin
LDAC Operation
0
1, 0
Determined by LDAC pin.
1
X1
DAC channels update, overrides the LDAC pin. DAC channels see LDAC as 0.
1 X = don’t care.
Table 16. 32-Bit Input Register Contents for LDAC Overwrite Function
MSB
LSB
DB31 to DB28
DB27
DB26
DB25
DB24
DB23
DB22
DB21
DB20
DB4 to DB19
DB3
DB2
DB1
DB0
X
0
1
0
X
DAC B
X
DAC A
Don’t cares
Command bits (C3 to C0)
Address bits (A3 to A0)—don’t cares
Don’t cares
Set LDAC bits to 1 to override LDAC pin
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9760ARUZ | IC DAC 10BIT 125MSPS 28-TSSOP |
| AD5667RBRMZ-1 | IC DAC NANO 16BIT DUAL 10-MSOP |
| VE-262-MW-F1 | CONVERTER MOD DC/DC 15V 100W |
| VE-261-MW-F4 | CONVERTER MOD DC/DC 12V 100W |
| VE-261-MW-F3 | CONVERTER MOD DC/DC 12V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5025BRUZ-REEL7 | 功能描述:IC DAC DUAL 12BIT SPI 14TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 產(chǎn)品培訓(xùn)模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標(biāo)準(zhǔn)包裝:91 系列:- 設(shè)置時(shí)間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:8 電壓電源:單電源 功率耗散（最大）:2.7mW 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:14-DFN-EP（4x3） 包裝:管件 輸出數(shù)目和類(lèi)型:8 電壓，單極 采樣率（每秒）:* |
| AD-5028S | 制造商:BOTHHAND 制造商全稱(chēng):Bothhand USA, LP. 功能描述:ADSL LINE TRANSFORMER |
| AD50294 | 制造商:Analog Devices 功能描述: |
| AD50294-1 | 制造商:Analog Devices 功能描述: |
| AD503 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:N-CHANNEL JFET |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。