參數(shù)資料
型號(hào)： AD2S1210WDSTZRL7
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 14/36頁(yè)
文件大?。?/td> 0K
描述： IC CONV R/D VAR REF OSC 48LQFP
標(biāo)準(zhǔn)包裝： 1
類型： R/D 轉(zhuǎn)換器
分辨率（位）： 10，12，14，16 b
數(shù)據(jù)接口： 串行，并聯(lián)
電壓電源： 模擬和數(shù)字
電源電壓： 4.75 V ~ 5.25 V
工作溫度： -40°C ~ 125°C
安裝類型： 表面貼裝
封裝/外殼： 48-LQFP
供應(yīng)商設(shè)備封裝： 48-LQFP（7x7）
包裝： 標(biāo)準(zhǔn)包裝
其它名稱： AD2S1210WDSTZRL7DKR
AD2S1210
Rev. A | Page 21 of 36
REGISTER MAP
Table 10. Register Map
Register Name
Register
Address
Register
Data
Read/Write
Register
Position
0x80
D15 to D8
Read only
0x81
D7 to D0
Read only
Velocity
0x82
D15 to D8
Read only
0x83
D7 to D0
Read only
LOS Threshold
0x88
D7 to D0
Read/write
DOS Overrange
Threshold
0x89
D7 to D0
Read/write
DOS Mismatch
Threshold
0x8A
D7 to D0
Read/write
DOS Reset Max
Threshold
0x8B
D7 to D0
Read/write
DOS Reset Min
Threshold
0x8C
D7 to D0
Read/write
LOT High Threshold
0x8D
D7 to D0
Read/write
LOT Low Threshold
0x8E
D7 to D0
Read/write
Excitation Frequency
0x91
D7 to D0
Read/write
Control
0x92
D7 to D0
Read/write
Soft Reset
0xF0
D7 to D0
Write only
Fault
0xFF
D7 to D0
Read only
POSITION REGISTER
Table 11. 16-Bit Register
Address
Bit
Read/Write
0x80
D15 to D8
Read only
0x81
D7 to D0
Read only
The position register contains a digital representation of the
angular position of the resolver input signals. The values are
stored in 16-bit binary format. The value in the position register
is updated following a falling edge on the SAMPLE input.
Note that with hysteresis enabled (see the Control Register section),
at lower resolutions, the LSBs of the 16-bit digital output are set to
zero. For example, at 10-bit resolution, Data Bit D15 to Data Bit D6
provide valid data; D5 to D0 are set to zero. With hysteresis dis-
abled, the value stored in the position register is 16 bits regardless
of resolution. At lower resolutions, the LSBs of the 16-bit digital
output can be ignored. For example, at 10-bit resolution, Data
Bit D15 to Data Bit D6 provide valid data; D5 to D0 can be
ignored.
VELOCITY REGISTER
Table 12. 16-Bit Register
Address
Bit
Read/Write
0x82
D15 to D8
Read only
0x83
D7 to D0
Read only
The velocity register contains a digital representation of the angular
velocity of the resolver input signals. The value in the velocity
register is updated following a falling edge on the sample input.
The values are stored in 16-bit, twos complement format. The
maximum velocity that the AD2S1210 can track for each
resolution is specified in Table 1. For example, the maximum
tracking rate of the AD2S1210 at 16 bits resolution, with an
8.192 MHz input clock, is ±125 rps. A velocity of +125 rps
results in 0x7FFF being stored in the velocity register; a velocity
of 125 rps results in 0x8000 being stored in the velocity register.
The value stored in the velocity register is 16 bits regardless of
resolution. At lower resolutions, the LSBs of the 16-bit digital
output should be ignored. For example, at 10-bit resolution,
Data Bit D15 to Data Bit D6 provide valid data; D5 to D0 should
be ignored. The maximum tracking rate of the AD2S1210 at
10-bit resolution with an 8.192 MHz input clock is ±2500 rps.
A velocity of +2500 rps results in 0x1FF being stored in Bit D15 to
Bit D6 of the velocity register; a velocity of 2500 rps results in
0x3FF being stored in Bit D15 to Bit D6 of the velocity register. In
this 10-bit example, the LSB size of the velocity output is 4.88 rps.
LOS THRESHOLD REGISTER
Table 13. 8-Bit Register
Address
Bit
Read/Write
0x88
D7 to D0
Read/write
The LOS threshold register determines the loss of signal threshold
of the AD2S1210. The AD2S1210 allows the user to set the LOS
threshold to a value between 0 V and 4.82 V. The resolution of
the LOS threshold is seven bits, that is, 38 mV. Note that the MSB,
D7, should be set to 0. The default value of the LOS threshold
on power-up is 2.2 V.
DOS OVERRANGE THRESHOLD REGISTER
Table 14. 8-Bit Register
Address
Bit
Read/Write
0x89
D7 to D0
Read/write
The DOS overrange threshold register determines the degradation
of signal threshold of the AD2S1210. The AD2S1210 allows the
user to set the DOS overrange threshold to a value between 0 V
and 4.82 V. The resolution of the DOS overrange threshold is
seven bits, that is, 38 mV. Note that the MSB, D7, should be set to
0. The default value of the DOS overrange threshold on power-up
is 4.1 V.
DOS MISMATCH THRESHOLD REGISTER
Table 15. 8-Bit Register
Address
Bit
Read/Write
0x8A
D7 to D0
Read/write
The DOS mismatch threshold register determines the signal
mismatch threshold of the AD2S1210. The AD2S1210 allows
the user to set the DOS mismatch threshold to a value between
0 V and 4.82 V. The resolution of the DOS mismatch threshold
is seven bits, that is, 38 mV. Note that the MSB, D7, should be
set to 0.The default value of the DOS mismatch threshold on
power-up is 380 mV.
相關(guān)PDF資料
PDF描述
MS27484T20F39PA CONN PLUG 39POS STRAIGHT W/PINS
MS27472T18B32SC CONN RCPT 32POS WALL MT W/SCKT
VE-B51-IU-S CONVERTER MOD DC/DC 12V 200W
VE-B5Y-MY-S CONVERTER MOD DC/DC 3.3V 33W
VI-B5L-IU-S CONVERTER MOD DC/DC 28V 200W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD2S34SZ10 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Resolver-to-Digital Converter
AD2S34SZ10B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Resolver-to-Digital Converter
AD2S34SZ40 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Resolver-to-Digital Converter
AD2S34SZ40B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Resolver-to-Digital Converter
AD2S34SZ60 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Resolver-to-Digital Converter
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*