參數(shù)資料
型號: AD2S1200YSTZ
廠商: Analog Devices Inc
文件頁數(shù): 9/24頁
文件大?。?/td> 0K
描述: IC CONV R/D 12-BIT W/OSC 44-LQFP
標準包裝: 1
類型: R/D 轉(zhuǎn)換器
分辨率(位): 12 b
數(shù)據(jù)接口: 串行,并聯(lián)
電壓電源: 模擬和數(shù)字
電源電壓: 5V
工作溫度: -40°C ~ 125°C
安裝類型: 表面貼裝
封裝/外殼: 44-LQFP
供應(yīng)商設(shè)備封裝: 44-LQFP(7x7)
包裝: 托盤
產(chǎn)品目錄頁面: 790 (CN2011-ZH PDF)
配用: EVAL-AD2S1200CBZ-ND - BOARD EVAL FOR AD2S1200
AD2S1200
Rev. 0 | Page 17 of 24
Synthetic Reference Generation
When a resolver undergoes a high rotation rate, the RDC tends
to act as an electric motor and produces speed voltages, along
with the ideal Sin and Cos outputs. These speed voltages are in
quadrature to the main signal waveform. Moreover, nonzero
resistance in the resolver windings causes a non-zero phase shift
between the reference input and the Sin and Cos outputs. The
combination of speed voltages and phase shift causes a tracking
error in the RDC that is approximated by
Frequency
Reference
Rate
Rotation
Shift
Phase
Error
×
=
To compensate for the described phase error between the
resolver reference excitation and the Sin/Cos signals, an internal
synthetic reference signal is generated in phase with the refer-
ence frequency carrier. The synthetic reference is derived using
the internally filtered Sin and Cos signals. It is generated by
determining the zero crossing of either the Sin or Cos (which-
ever signal is larger, to improve phase accuracy) and evaluating
the phase of the resolver reference excitation. The synthetic
reference reduces the phase shift between the reference and
Sin/Cos inputs to less than 10°, and will operate for phase shifts
of ±45°.
SUPPLY SEQUENCING AND RESET
The AD2S1200 requires an external reset signal to hold the
RESET input low until VDD is within the specified operating
range of 4.5 V to 5.5 V.
The RESET pin must be held low for a minimum of 10 s after
VDD is within the specified range (tRST in Figure 10). Applying a
RESET signal to the AD2S1200 initializes the output position to
a value of 0x000 (degrees output through the parallel, serial, and
encoder interfaces) and causes LOS to be indicated (LOT and
DOS pins pulled low) as shown in Figure 10.
Failure to apply the above (correct) power-up/reset sequence
can result in an incorrect position indication.
After a rising edge on the RESET input, the device must be
allowed at least 20 ms (tTRACK) as shown in Figure 10 for internal
circuitry to stabilize and the tracking loop to settle to the step
change in input position. After tTRACK, a SAMPLE pulse must be
applied, releasing the LOT and DOT pins to the state deter-
mined by the fault detection circuitry and providing valid
position data at the parallel and serial outputs (note that if
position data is being acquired via the encoder outputs, they
may be monitored during tTRACK).
The RESET pin is internally pulled up.
tRST
04406-0-010
VDD
RESET
4.75V
VALID
OUTPUT
DATA
SAMPLE
LOT
DOS
tTRACK
Figure 10. Power Supply Sequencing and Reset
CHARGE PUMP OUTPUT
A 204.8 kHz square wave output with 50% duty cycle is avail-
able at the CPO output pin of the AD2S1200. This square wave
output can be used for negative rail voltage generation, or to
create a VCC rail.
相關(guān)PDF資料
PDF描述
VE-B5J-IU-S CONVERTER MOD DC/DC 36V 200W
AD7891ASZ-1 IC DAS 12BIT 8CH HI-SPD 44-MQFP
VE-2TL-MY-S CONVERTER MOD DC/DC 28V 50W
NC7SZ384P5X IC BUS SWITCH 1BIT LP SC70-5
D38999/26JJ61JA CONN PLUG 61POS STRAIGHT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD2S1200YSTZ 制造商:Analog Devices 功能描述:IC 12BIT ADC REF OSC SMD 2S1200
AD2S1200YSTZSTZ 制造商:Analog Devices 功能描述:ANAAD2S1200YSTZ
AD2S1200ZSTZ 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD2S1205 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit R/D Converter with Reference Oscillator
AD2S1205WSTZ 功能描述:IC CONV R/D 12BIT W/OSC 44-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓模塊:Data Converter Basics 標準包裝:1 系列:- 類型:電機控制 分辨率(位):12 b 采樣率(每秒):1M 數(shù)據(jù)接口:串行,并聯(lián) 電壓電源:單電源 電源電壓:2.7 V ~ 3.6 V,4.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:100-TQFP 供應(yīng)商設(shè)備封裝:100-TQFP(14x14) 包裝:剪切帶 (CT) 其它名稱:296-18373-1