- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373866 > AD28MSP02BN (ANALOG DEVICES INC) Voiceband Signal Port PDF資料下載
參數(shù)資料
| 型號： | AD28MSP02BN |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費家電 |
| 英文描述： | Voiceband Signal Port |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PDIP24 |
| 封裝： | 0.300 INCH, PLASTIC, DIP-24 |
| 文件頁數(shù)： | 9/20頁 |
| 文件大小： | 330K |
| 代理商： | AD28MSP02BN |
AD28msp02
REV. 0
–9–
Serial Output Startup Time
The AD28msp02 begins transmitting data to the host processor
after it is taken out of powerdown. To take the AD28msp02 out
of powerdown, the host processor writes a control word to the
AD28msp02.
The start-up time (from the start of this control word write)
before the AD28msp02 begins transmitting data is shown in
Figure 11.
PC Board Layout Considerations
Separate analog and digital ground planes should be provided
for the AD28msp02 in order to ensure the characteristics of the
device’s ADC and DAC. The two ground planes should be con-
nected at a single point—this is often referred to as a “Star” or
“Mecca” grounding configuration. The point of connection may
be at the system power supply, at the PC board power connec-
tion, or at any other appropriate location. Because ground loops
increase susceptibility to EMF, multiple connections between
the analog and digital ground planes should be avoided.
The ground planes should be designed such that all noise-
sensitive areas are isolated from one another and critical signal
traces (such as digital clocks and analog signals) are as short as
possible.
Each +5 V digital supply pin, V
DD
, of the AD28msp02 (SOIC
Pins 20, 21) should be bypassed to ground with a 0.1
μ
F capaci-
tor. These capacitors should be low inductance, monolithic, ce-
ramic, and surface-mount. The capacitor leads and PC board
traces should be as short as possible to minimize inductive ef-
fects. In addition, a 10
μ
F capacitor should be connected be-
tween V
DD
and ground, near the PC board power connection.
MCLK Frequency
The sigma-delta converters and digital filters of the AD28msp02
are specifically designed to operate at a master clock (MCLK)
frequency of 13.0 MHz. MCLK must equal 13.0 MHz to guar-
antee the filter characteristics and sample rate of the ADC and
DAC. The AD28msp02 is not tested or characterized at any
other clock frequency.
A low cost crystal with a different frequency, for example
12.288 MHz, can be used for the master clock input; in this
case, however, the AD28msp02 is not guaranteed to meet the
specifications listed in this data sheet.
SDO
FIRST DATA WORD
TRANSMITTED
FROM AD28msp02
SCLK
DATA/
CNTRL
SDIFS
SDOFS
MSB
410 SCLK CYCLES
(2050 MCLK CYCLES)
SDI
MSB
POWERUP CONTROL WORD
WRITTEN TO AD28msp02
2nd MSB
2nd MSB
Figure 11. Serial Output Startup Time
相關PDF資料 |
PDF描述 |
|---|---|
| AD28MSP02BR | Voiceband Signal Port |
| AD28MSP02KN | Voiceband Signal Port |
| AD28MSP02KR | ECONOLINE: RD & RC - Dual Output from a Single Input Rail- 1kVDC & 2kVDC Isolation- Power Sharing on Output- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 86% |
| AD2S100 | AC Vector Processor |
| AD2S100AP | AC Vector Processor |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD28MSP02BR | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD28MSP02KN | 制造商:AD 制造商全稱:Analog Devices 功能描述:Voiceband Signal Port |
| AD28MSP02KR | 制造商:AD 制造商全稱:Analog Devices 功能描述:Voiceband Signal Port |
| AD28MSP500CHIPSET | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| AD-28PL-24DIP | 制造商:ICE TECHNOLOGY 功能描述:IC ADAPTER, 28-PLCC TO 24-DIP, Convert From:28-PLCC, Convert To:24-DIP, No. of C |
發(fā)布緊急采購，3分鐘左右您將得到回復。