- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373866 > AD28MSP02BN (ANALOG DEVICES INC) Voiceband Signal Port PDF資料下載
參數(shù)資料
| 型號： | AD28MSP02BN |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | Voiceband Signal Port |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PDIP24 |
| 封裝： | 0.300 INCH, PLASTIC, DIP-24 |
| 文件頁數(shù)： | 4/20頁 |
| 文件大?。?/td> | 330K |
| 代理商： | AD28MSP02BN |
AD28msp02
REV. 0
–4–
The IIR low-pass filter is a 10th-order elliptic filter with a pass-
band edge at 3.70 kHz and a stopband attenuation of 65 dB at
4 kHz. This filter has the following specifications:
Filter type:
l0th-order low-pass elliptic IIR
Sample frequency:
40.0 kHz
Passband cutoff:*
3.70 kHz
Passband ripple:
±
0.2 dB
Stopband cutoff:
4.0 kHz
Stopband ripple:
–65.00 dB
*The passband cutoff frequency is defined to be the last point in the passband
that meets the passband ripple specification.
(Note that these specifications apply only to this filter, and not to the entire
DAC. The specifications can be used to perform further analysis of the exact
characteristics of the filter, for example using a digital filter design software
package.)
Figure 2 shows the frequency response of the IIR low-pass filter.
Passband ripple is
±
0.2 dB for the combined effects of the
DAC’s digital filters (i.e., high-pass filter and IIR low pass of the
interpolation filter) in the 300 Hz–3400 Hz passband.
Analog Smoothing Filter and Programmable Gain Amplifier
The programmable gain amplifier (PGA) can be used to adjust
the output signal level by –15 dB to +6 dB. This gain is selected
by bits 7–9 (OG0, OG1, OG2) of the AD28msp02’s control
register.
The AD28msp02’s analog smoothing filter consists of a 2nd-
order Sallen-Key continuous-time filter and a 3rd-order
switched capacitor filter. The Sallen-Key filter has a 3 dB point
at approximately 80 kHz.
Differential Output Amplifier
The AD28msp02’s analog output (VOUT
P
, VOUT
N
) is pro-
duced by a differential output amplifier. The differential ampli-
fier can drive loads of 2 k
or greater and has a maximum
differential output voltage swing of
±
3.156 V peak-to-peak
(3.17 dBm0). The output signal is dc-biased to the
AD28msp02’s on-chip voltage reference (V
REF
) and can be
ac-coupled directly to a load or dc-coupled to an external ampli-
fier. Refer to “Analog Output” in the “Design Considerations”
section of this data sheet for more information.
The VOUT
P
–VOUT
N
outputs must be used as differential out-
puts; do not use either as a single-ended output.
SERIAL PORT
The AD28msp02 communicates with a host processor via the
bidirectional synchronous serial port (SPORT). The SPORT is
used to transmit and receive digital data and control information.
All serial transfers are 16 bits long, MSB first. Data bits are
transferred at the serial clock rate (SCLK). SCLK equals the
master clock frequency divided by 5. SCLK = 2.6 MHz for the
master clock frequency MCLK = 13.0 MHz.
Host Processor Interface
The AD28msp02-to-host processor interface is shown in Figure 4.
AD28msp02
SDO
SERIAL DATA RECEIVE
RECEIVE FRAME SYNC
SDOFS
SCLK
SERIAL CLOCK
FLAG
SDI
SERIAL DATA TRANSMIT
TRANSMIT FRAME SYNC
SDIFS
Host Processor
DATA/CNTRL
Figure 4. AD28msp02-to-Host Processor Interface
Table I describes the SPORT signals and how they are used to
communicate with the host processor. The AD28msp02’s chip
select (CS) must be held high to enable SPORT operation. CS
can be used to 3-state the SPORT pins and disable communica-
tion with the host processor.
To use the ADSP-2101 or ADSP-2111 as host DSP processor
for the AD28msp02, the following connections can be used (as
shown in Figure 5):
AD28msp02 Pin
ADSP-2101/2111 Pin
SCLK
SDO
SDOFS
SDI
SDIFS
DATA/
CNTRL
–
–
–
–
–
–
SCLK0
DR0
RFS0
DT0
TFS0
FO (Flag Output)
Table I. SPORT Signals
Signal
Name
Signal State When
RESET
Low (CS High)
Signal State During
Powerdown (CS High)
Description
Generated By
SCLK
SDO
SDOFS
SDI
SDIFS
Serial clock
Serial data output
Serial data output frame sync
Serial data input
Serial data input frame sync
AD28msp02
AD28msp02
AD28msp02
Host Processor
Host Processor
Low
Low
Low
—
—
Active
Active*
Low
—
—
(CS must be held high to enable SPORT operation.)
*Outputs last data value that was valid prior to entering powerdown.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD28MSP02BR | Voiceband Signal Port |
| AD28MSP02KN | Voiceband Signal Port |
| AD28MSP02KR | ECONOLINE: RD & RC - Dual Output from a Single Input Rail- 1kVDC & 2kVDC Isolation- Power Sharing on Output- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 86% |
| AD2S100 | AC Vector Processor |
| AD2S100AP | AC Vector Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD28MSP02BR | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD28MSP02KN | 制造商:AD 制造商全稱:Analog Devices 功能描述:Voiceband Signal Port |
| AD28MSP02KR | 制造商:AD 制造商全稱:Analog Devices 功能描述:Voiceband Signal Port |
| AD28MSP500CHIPSET | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| AD-28PL-24DIP | 制造商:ICE TECHNOLOGY 功能描述:IC ADAPTER, 28-PLCC TO 24-DIP, Convert From:28-PLCC, Convert To:24-DIP, No. of C |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。