參數(shù)資料
型號: AD1955YRS
廠商: ANALOG DEVICES INC
元件分類: 消費(fèi)家電
英文描述: High Performance Multibit DAC with SACD Playback
中文描述: SPECIALTY CONSUMER CIRCUIT, PDSO28
封裝: PLASTIC, SSOP-28
文件頁數(shù): 9/10頁
文件大?。?/td> 259K
代理商: AD1955YRS
AD1955
Rev. PrF
-9-
PRELIMINARY TECHNICAL DATA
Audio Outputs
The AD1955 audio outputs sink a current proportional to the input signal, superimposed on a steady state current. The current-to-
voltage (I/V) converters used need to be able to supply this steady state current as well as the signal current or a resistor or current
source can be used to a positive voltage to null this current to center the range of the I/V converters. Active I/V converters should be
used, referenced to FILTR, and should hold the DAC outputs at this voltage level. Passive I/V conversion should not be used as the
DAC performance will be seriously degraded.
Serial Control Port
The AD1955 has an SPI compatible control port to permit programming the internal control registers. The SPI control port is a three
wire serial port. Its format is similar to the Motorola SPI format except that the input data word is 16-bits wide. The serial bit clock
may be completely asynchronous to the sample rate of the DAC. The following figure shows the format of the SPI signal. Note that
the CCLK may be continuous or a 16-clock burst.
SPI REGISTER DEFINITIONS
Table 1: DAC Control Register 0
Bit 13: 12
Bit 11: 10
Bit 9:8
Bit 7:6
Data format
Output Format
PCM Sample Rate
De-Emphasis
Curve Select
00 : PCM
01 : Ext. DF
10 : SACD Slave
11 : SACD
Master
11 : Mono Right
Bit 15
Bit 14
Power Down
Mute
0 : Operation
1 : Powered
Down
Note: 0 = Default Setting
Table 2: DAC Control Register 1
Bits 10:9
Bit 8
Bit 7
Bit 6
MCLK
Mode
Polarity
00 : 256fs
01 : 512fs
10 : 768fs
11 : 384fs
Note: 0 = Default Setting
Table 3: DAC Volume Registers
Note: Default = full volume
Bit 5: 4
PCM/ EF Serial
Data Format
00 : I2S
01 : Right-Just
10 : DSP
11 : LEFT-Just
Bit 3: 2
PCM/ EF Serial
Data Width
00 : 24Bits
01 : 20Bits
10 : 18Bits
11 : 16Bits
Bit 1: 0
SPI Register
Address
00
00 : Stereo
01 : Not
Allowed
10 : Mono Left
00 : 48kHz
01 : 96kHz
10 : 192kHz
11 : Rsvd
00 : None
01 : 44.1kHz
10 : 32kHz
11 : 48kHz
0 : Not Muted
1 : Muted
Bit 5:4
SACD Phase
Select
00 : Phase 0
01 : Phase 1
10 : Phase 2
11 : Phase 3
Bit 3
SACD Bit
Inversion
0 : Normal
1 : Inverted
Bit 2
SACD BCLK to
MCLK Phase
0 : Rising edge
1 : Falling edge
Bit 1: 0
SPI Register
Address
01
Zero Flag
SACD Bit Rate
SACD Mode
0 : Active high
1: Active low
0 : 8fs / 64fs
1 : 4fs / 128fs
0 : Normal
1 : Phase Mode
Bit 15: 2
Volume
14bit, Unsigned
14bit, Unsigned
Bit 1: 0
SPI Register Address
10 = Left Volume
11 = Right Volume
D0
D15
D14
CLATCH
CCLK
CDATA
相關(guān)PDF資料
PDF描述
AD1955 High Performance Multibit DAC with SACD Playback
AD1958YRSRL PLL/Multibit DAC
AD1958YRS PLL/Multibit DAC
AD1958 PLL/Multibit DAC
AD1959YRSRL PLL/Multibit DAC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD1955YRSRL 制造商:AD 制造商全稱:Analog Devices 功能描述:High Performance Multibit DAC with SACD Playback
AD1958 制造商:AD 制造商全稱:Analog Devices 功能描述:PLL/Multibit DAC
AD1958YRS 制造商:Rochester Electronics LLC 功能描述:HIGH PERFORMANCE PLL/MULTIBIT DAC - Bulk 制造商:Analog Devices 功能描述:
AD1958YRSRL 制造商:Analog Devices 功能描述:DAC 2-CH Delta-Sigma 24-bit 28-Pin SSOP T/R 制造商:Analog Devices 功能描述:DAC 2CH DELTA-SIGMA 24BIT 28SSOP - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:HIGH PERFORMANCE PLL/MULTIBIT DAC - Bulk
AD1959 制造商:AD 制造商全稱:Analog Devices 功能描述:PLL/Multibit DAC