- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373862 > AD1955YRS (ANALOG DEVICES INC) High Performance Multibit DAC with SACD Playback PDF資料下載
參數(shù)資料
| 型號： | AD1955YRS |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費家電 |
| 英文描述： | High Performance Multibit DAC with SACD Playback |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PDSO28 |
| 封裝： | PLASTIC, SSOP-28 |
| 文件頁數(shù)： | 5/10頁 |
| 文件大?。?/td> | 259K |
| 代理商： | AD1955YRS |
AD1955
Rev. PrF
-5-
PRELIMINARY TECHNICAL DATA
PIN FUNCTION DESCRIPTIONS
Pin
I/O
1
2
Input
Pin Name
DVDD
EF_WCLK/LRCLK
Description
Digital Power Supply Connected to Digital 5V supply.
Word Clock in External Filter mode.
Left/Right Clock input for input data in PCM mode.
Bit Clock input in External Filter mode. Bit Clock input for input data in PCM mode.
EF_LDATA/SDATA 8fs or 4fs L-ch Data input in External filter mode. Data should be MSB first two’s
complement format. In the PCM mode, serial input, MSB first, containing two
channels(left and right) of 16 to 24bit two’s complement 1fs data.
EF_RDATA
8fs or 4fs R-ch Data input in External filter mode. Data should be MSB first two’s
complement format. Not used in PCM mode
DSD_SCLK
Shift clock input for DSD data. This clock should be 64x44.1kHz, 2.8224MHz or
128x44.1kHz, 5.6448MHz in normal mode or 128x44.1kHz, 5.6448MHz or
256x44.1kHz, 11.2896MHz in phase mode.
DSD_LDATA
DSD Left channel data input
DSD_RDATA
DSD Right channel data input
DSD_PHASE
DSD phase reference signal. This clock should be 64x44.1kHz, 2.8224MHz. If not
used this pin should be connected Low.
AGND
Analog Ground
IOUTR+
Right Channel Positive analog output.
IOUTR-
Right Channel Negative analog output.
FILTR
Voltage Reference Filter Capacitor Connection. Bypass and decouple the voltage
reference with parallel 10uF and 0.1uF capacitors to AGND
IREF
Connection point for external bias resistor.
AVDD
Analog power supply Connected to Analog 5V supply
FILTB
Filter Capacitor Connection with parallel 10uF and 0.1uF capacitors to AGND
IOUTL-
Left Channel Negative analog output.
IOUTL+
Left Channel Positive analog output.
AGND
Analog Ground
ZEROR
Right Channel Zero Flag Output. This pin goes high when the right channel has no
signal input or the DSD mute pattern is detected.
ZEROL
Left Channel Zero Flag Output. This pin goes high when the left channel has no signal
input or the DSD mute pattern is detected.
MUTE
Mute. Assert HI to mute both stereo analog outputs. Deassert LO for normal
operation.
PD/RST
Power down/Reset. The AD1955 is placed in a reset state and the digital circuitry is
powered down when this pin is held LO. The AD1955 is reset on the rising edge of
this signal. The serial control port registers are reset to the default values. Connect HI
for normal operation.
CDATA
Serial control input, MSB first, containing 16 bits of unsigned data. Used for
specifying control information and channel-specific attenuation.
CLATCH
Latch Input for control data.
CCLK
Control Clock input for control data. Control input data must be valid on the rising
edge of CCLK. CCLK may be continuous or gated.
MCLK
Master Clock Input. Connect to an external clock source.
DGND
Digital Ground
3
4
Input
Input
EF_BCLK/BCLK
5
Input
6
I/O
7
8
9
Input
Input
I/O
10
11
12
13
Output
Output
Output
14
15
16
17
18
19
20
Output
Output
Output
Output
21
Output
22
Input
23
Input
24
Input
25
26
Input
Input
27
28
Input
相關PDF資料 |
PDF描述 |
|---|---|
| AD1955 | High Performance Multibit DAC with SACD Playback |
| AD1958YRSRL | PLL/Multibit DAC |
| AD1958YRS | PLL/Multibit DAC |
| AD1958 | PLL/Multibit DAC |
| AD1959YRSRL | PLL/Multibit DAC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD1955YRSRL | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Performance Multibit DAC with SACD Playback |
| AD1958 | 制造商:AD 制造商全稱:Analog Devices 功能描述:PLL/Multibit DAC |
| AD1958YRS | 制造商:Rochester Electronics LLC 功能描述:HIGH PERFORMANCE PLL/MULTIBIT DAC - Bulk 制造商:Analog Devices 功能描述: |
| AD1958YRSRL | 制造商:Analog Devices 功能描述:DAC 2-CH Delta-Sigma 24-bit 28-Pin SSOP T/R 制造商:Analog Devices 功能描述:DAC 2CH DELTA-SIGMA 24BIT 28SSOP - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:HIGH PERFORMANCE PLL/MULTIBIT DAC - Bulk |
| AD1959 | 制造商:AD 制造商全稱:Analog Devices 功能描述:PLL/Multibit DAC |
發(fā)布緊急采購，3分鐘左右您將得到回復。