- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373862 > AD1891 (Analog Devices, Inc.) SamplePort Stereo Asynchronous Sample Rate Converters PDF資料下載
參數(shù)資料
| 型號： | AD1891 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | SamplePort Stereo Asynchronous Sample Rate Converters |
| 中文描述： | SamplePort立體聲異步采樣速率轉(zhuǎn)換器 |
| 文件頁數(shù)： | 14/20頁 |
| 文件大?。?/td> | 416K |
| 代理商： | AD1891 |
AD1890/AD1891
–14–
REV. 0
80
0
80
24
8
8
16
0
48
32
40
56
64
72
72
64
56
48
40
32
24
16
Fsin – kHz
Fs
70kHz
Fsin/Fsout = 2/1
Fsin/Fsout = 1/1
Fsin/Fsout = 1/2
10kHz
70kHz
UPSAMPLING
DOWNSAMPLING
Figure 9. Allowable Input and Output Sample Frequencies
MCLK = 20 MHz Case
80
0
80
24
8
8
16
0
48
32
40
56
64
72
72
64
56
48
40
32
24
16
Fsin – kHz
Fs
56kHz
Fsin/Fsout = 2/1
Fsin/Fsout = 1/1
Fsin/Fsout = 1/2
8kHz
56kHz
DOWNSAMPLING
UPSAMPLING
Figure 10. Allowable Input and Output Sample Frequencies
MCLK = 16 MHz Case
80
0
80
24
8
8
16
0
48
32
40
56
64
72
72
64
56
48
40
32
24
16
Fsin – kHz
Fs
42kHz
Fsin/Fsout = 2/1
Fsin/Fsout = 1/1
Fsin/Fsout = 1/2
6kHz
42kHz
UP-
SAMPLING
DOWN-
SAMPLING
Figure 11. Allowable Input and Output Sample Frequencies
MCLK = 12 MHz Case
APPLICAT ION ISSUE S
Dither
Due to the large output word length, no redithering of the
AD1890/AD1891 output is necessary. T his assumes that the
input is properly dithered and the user retains the same or
greater number of output bits as there are input bits. T he
AD1890/AD1891 output bit stream may thus be used directly
as the input to downstream digital audio processors, storage
media or output devices.
If the AD1890/AD1891 is to be used to dramatically down-
sample (i.e., output sample frequency is much lower than input
sample frequency), the input should be sufficiently dithered to
account for the limiting of the input signal bandwidth (which
reduces the RMS level of the input dither). No dither is inter-
nally used or applied to the audio data in the AD1890/AD1891
SamplePorts.
Decoupling and PCB Layout
T he AD1890/AD1891 ASRCs have two power (Pins 7 and 22)
and two ground (Pins 8 and 21) connections to minimize output
switching noise and ground bounce. [Pins 14 and 27 are actu-
ally control inputs, and should be tied LO, but need not be
decoupled.] T he DIP version places these pins at the center of
the device to optimize switching performance. T he AD1890/
AD1891 should be decoupled with two high quality 0.1
μ
F or
0.01
μ
F ceramic capacitors (preferably surface mount chip
capacitors, due to their low inductance), one between each V
DD
/
GND pair. Best practice PCB layout and interconnect guide-
lines should be followed. T his may include terminating MCLK
or the bit clocks if excessive overshoot or undershoot is evident
and avoiding parallel PCB traces to minimize digital crosstalk
between clocks and control lines. Note that DIP and PLCC
sockets reduce electrical performance due to the additional in-
ductance they impose; sockets should therefore be used only
when required.
Master Clock
Using a 16 MHz MCLK , the nominal range of sample frequen-
cies that the AD1890/AD1891 accept is from 8 kHz to 56 kHz.
Other sample frequency ranges are possible by linearly scaling
the MCLK frequency. For example, a 12 MHz MCLK would
yield a sample frequency range of 6 kHz to 42 kHz, and a
20 MHz MCLK would yield a sample frequency range of
10 kHz to 70 kHz. T he approximate relative upper bound
sample frequency is the MCLK frequency divided by 286; the
approximate relative lower bound sample frequency is the
MCLK frequency divided by 2000. T he audio performance will
not degrade if the sample frequencies are kept within these
bounds. T he AD1890/AD1891 SamplePorts are production
tested with a 20 MHz MCLK . Note that due to MCLK -driven
finite register length constraints, there is a minimum input
sample frequency (L
R
_I). T he allowable input and output
sample frequency ranges for MCLK frequencies of 20 MHz,
16 MHz and 12 MHz are shown in Figures 9, 10 and 11.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD1895YRSRL | SPACER NYLON #2 SCREW 13/16,1 |
| AD1895YRS | 192 kHz Stereo Asynchronous Sample Rate Converter |
| AD1895AYRS | 10-Bit, Complete, 40 MSPS, dual Transmit D/A Converter; Package: Evaluation Boards; No of Pins: -; Temperature Range: Industrial |
| AD1895AYRSRL | 192 kHz Stereo Asynchronous Sample Rate Converter |
| AD1953 | 16-bit fixed point DSP with Flash |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD1891JN | 制造商:Analog Devices 功能描述:Sample Rate Converter 28-Pin PDIP W 制造商:Analog Devices 功能描述:SAMPLE RATE CNVRTR 28PDIP - Rail/Tube 制造商:Rochester Electronics LLC 功能描述:IC, 16-BIT CONVERTER IC - Bulk |
| AD1891JP | 制造商:Analog Devices 功能描述:Sample Rate Converter 28-Pin PLCC 制造商:Rochester Electronics LLC 功能描述:IC, 16-BIT CONVERTER IC - Bulk |
| AD1892 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Integrated Digital Receiver/Rate Converter |
| AD1892JR | 制造商:Analog Devices 功能描述:Receiver/Rate Converter 28-Pin SOIC W 制造商:Rochester Electronics LLC 功能描述:INTEGRATED DIG.RECEIVER/RATE CONVERTER - Bulk |
| AD1892JRRL | 制造商:Analog Devices 功能描述:Receiver/Rate Converter 28-Pin SOIC W T/R 制造商:Rochester Electronics LLC 功能描述:INTEGRATED DIG.RECEIVER/RATE CONVERTER - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。