- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373862 > AD1888JST (ANALOG DEVICES INC) CONNECTOR PDF資料下載
參數(shù)資料
| 型號(hào)： | AD1888JST |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | CONNECTOR |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| 封裝： | MS-026BBC, LQFP-48 |
| 文件頁數(shù)： | 25/32頁 |
| 文件大?。?/td> | 312K |
| 代理商： | AD1888JST |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
REV. 0
AD1888
–25–
Serial Configuration Register (Index 74h)
Reg
No. Name D15
D14
D13
D12
D11
D10 D9 D8
D7 D6
D5 D4 D3 D2
D1
D0
Default
74h Serial
SLOT16
REGM2 REGM1 REGM0 REGM3 DRF
X
Configuration
CHEN
X
LBKS1
LBKS0
INTS
X
SPAL
SPDZ
SPLNK
1001h
All registers not shown and bits containing an X are assumed to be reserved.
Note that this register is not reset when Register 00h (Reset Register) is written to (soft reset).
SPLNK
SPDIF Link. This bit enables the SPDIF to link with the front DACs for data requesting.
0 = SPDIF and DAC are not linked.
1 = SPDIF and DAC are linked and receive the same data requests (reset default).
SPDZ
SPDIF DACZ.
0 = Repeat last sample out of the SPDIF stream if FIFO underruns (reset default).
1 = Forces midscale sample out the SPDIF stream if FIFO underruns.
SPAL
SPDIF ADC Loop-Around.
0 = SPDIF transmitter is connected to the AC-Link stream (reset default).
1= SPDIF transmitter is connected to the digital ADC stream, not the AC-Link.
INTS
Interrupt Mode Select. This bit selects the JS interrupt implementation path.
0 = Bit 0 SLOT 12 (modem interrupt) (reset default).
1 = Slot 6 Valid Bit (MIC ADC interrupt).
LBKS[1:0]
Loop-Back Selection. These bits select the internal digital loop-back path when LPBK bit is active (see Register 20h)
00 = Loop-back through the front DACs (reset default).
01 = Loop-back through the surround DACs.
10 = Reserved
11 = Loop-back through the center and LFE DACs (center DAC loops back from the ADC left channel, the LFE
DAC from the ADC right channel).
CHEN
Chain Enable. This bit enables chaining of a slave codec SDATA_IN stream into the ID0 pin (Pin 45).
0 = Disable chaining (reset default).
1 = Enable chaining into ID0 pin.
DRF
DAC Request Force. This allows the AD1888 to synchronize DAC requests with the AD1981A/B.
0 = Normal DAC requesting sequence (reset default).
1 = Synchronize to AD1981A/B DAC requests.
REGM3
Slave 3 Codec Register Mask
REGM0
Master Codec Register Mask
REGM1
Slave 1 Codec Register Mask
REGM2
Slave 2 Codec Register Mask
SLOT16
Enable 16-Bit Slot Mode. SLOT16 makes all ac-link slots 16 bits in length, formatted into 16 slots. This is a
preferred mode for DSP serial port interfacing.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD1888JST-REEL | CONNECTOR |
| AD1888JSTZ | CONNECTOR COAXIAL BNC |
| AD1888JSTZ-REEL | CONNECTOR COAXIAL BNC |
| AD1890JN | SamplePort Stereo Asynchronous Sample Rate Converters |
| AD1891JN | SamplePort Stereo Asynchronous Sample Rate Converters |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD1888JST-REEL | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 6DAC 20-Bit 48-Pin LQFP T/R |
| AD1888JSTZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:AC 97 SoundMAX Codec |
| AD1888JSTZ-REEL | 制造商:AD 制造商全稱:Analog Devices 功能描述:AC 97 SoundMAX Codec |
| AD1889JS | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD1890 | 制造商:AD 制造商全稱:Analog Devices 功能描述:SamplePort Stereo Asynchronous Sample Rate Converters |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。