參數(shù)資料
型號： AD1833ACST-REEL
廠商： ANALOG DEVICES INC
元件分類： DAC
英文描述： 24-Bit, 192 kHz, DAC
中文描述： SERIAL INPUT LOADING, 24-BIT DAC, PQFP48
封裝： 1.40 MM HEIGHT, LOW PROFILE, PLASTIC, MS-026BBC, QFP-48
文件頁數(shù)： 3/20頁
文件大?。?/td> 687K
代理商： AD1833ACST-REEL
REV. 0
–3–
AD1833A
Parameter
Min
Typ
Max
Unit
Test Conditions
DIGITAL I/O
Input Voltage HI
Input Voltage LO
Output Voltage HI
Output Voltage LO
2.4
V
V
V
V
0.8
DV
DD2
– 0.4
0.4
POWER SUPPLIES
Supply Voltage (AV
DD
and DV
DD1
)
Supply Voltage (DV
DD2
)
Supply Current I
ANALOG
Supply Current I
DIGITAL
4.5
3.3
5
5.5
DV
DD1
42
48
V
V
mA
mA
mA
38.5
42
2
Active
Power-Down
Power Supply Rejection Ratio
1 kHz 300 mV p-p Signal at Analog Supply Pins
20 kHz 300 mV p-p Signal at Analog Supply Pins
–60
–50
dB
dB
Specifications subject to change without notice.
DIGITAL TIMING
Parameter
Min
Max
Unit
Comments
MASTER CLOCK AND RESET
t
ML
MCLK LO (All Modes)
*
t
MH
MCLK HI (All Modes)
*
t
PDR
PD
/
RST
LO
SPI PORT
t
CCH
CCLK HI Pulsewidth
t
CCL
CCLK LO Pulsewidth
t
CCP
CCLK Period
t
CDS
CDATA Setup Time
t
CDH
CDATA Hold Time
t
CLS
CLATCH Setup
t
CLH
CLATCH Hold
DAC SERIAL PORT
t
DBH
BCLK HI
t
DBL
BCLK LO
t
DLS
L/RCLK Setup
t
DLH
L/RCLK Hold
t
DDS
SDATA Setup
t
DDH
SDATA Hold
TDM MODE MASTER
t
TMBD
BCLKTDM Delay
t
TMFSD
FSTDM Delay
t
TMDDS
SDIN1 Setup
t
TMDDH
SDIN1 Hold
TDM MODE SLAVE
f
TSB
BCLKTDM Frequency
t
TSBCH
BCLKTDM High
t
TSBCL
BCLKTDM Low
t
TSFS
FSTDM Setup
t
TSFH
FSTDM Hold
t
TSDDS
SDIN1 Setup
t
TSDDH
SDIN1 Hold
AUXILIARY INTERFACE
t
AXLRD
L/RCLK Delay
t
AXDD
Data Delay
t
AXBD
AUXBCLK Delay
15
15
20
ns
ns
ns
24 MHz clock, clock doubler bypassed
24 MHz clock, clock doubler bypassed
20
20
80
10
10
10
10
ns
ns
ns
ns
ns
ns
ns
To CCLK rising
From CCLK rising
To CCLK rising
From CCLK rising
15
15
10
10
10
15
ns
ns
ns
ns
ns
ns
To BCLK rising
From BCLK rising
To BCLK rising
From BCLK rising
20
10
ns
ns
ns
ns
From MCLK rising
From BCLKTDM rising
To BCLKTDM falling
From BCLKTDM falling
15
15
256 f
S
20
20
10
10
15
15
ns
ns
ns
ns
ns
ns
To BCLKTDM falling
From BCLKTDM falling
To BCLKTDM falling
From BCLKTDM falling
10
10
20
ns
ns
ns
From BCLK falling
From BCLK falling
From MCLK rising
*
MCLK symmetry must be better than 60:40 or 40:60.
Specifications subject to change without notice.
(Guaranteed over –40 C to +85 C, AV
DD
= DV
DD
= 5 V
10%)
相關(guān)PDF資料
PDF描述
AD1833AAST-REEL 24-Bit, 192 kHz, DAC
AD1833 Multichannel 24-Bit, 192 kHz, DAC
AD1833AST Multichannel 24-Bit, 192 kHz, DAC
AD1835 2 ADC, 8 DAC, 96 kHz, 24-Bit Codec
AD1835AS 2 ADC, 8 DAC, 96 kHz, 24-Bit Codec
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD1833ACSTZ 功能描述:IC DAC AUDIO 24BIT 6CH 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:*
AD1833AST 制造商:Rochester Electronics LLC 功能描述:6 CHANNEL 24 BIT 192 KHZ DAC - Tape and Reel
AD1833AST-REEL 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel
AD1833CST 制造商:Analog Devices 功能描述:DAC 6-CH Delta-Sigma 24-bit 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel
AD1833CST-REEL 制造商:Analog Devices 功能描述:DAC 6-CH Delta-Sigma 24-bit 48-Pin LQFP T/R 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*