- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373859 > AD1833ACST-REEL (ANALOG DEVICES INC) 24-Bit, 192 kHz, DAC PDF資料下載
參數(shù)資料
| 型號： | AD1833ACST-REEL |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | 24-Bit, 192 kHz, DAC |
| 中文描述： | SERIAL INPUT LOADING, 24-BIT DAC, PQFP48 |
| 封裝： | 1.40 MM HEIGHT, LOW PROFILE, PLASTIC, MS-026BBC, QFP-48 |
| 文件頁數(shù)： | 16/20頁 |
| 文件大?。?/td> | 687K |
| 代理商： | AD1833ACST-REEL |
REV. 0
AD1833A
–16–
Packed Mode 128
In Packed Mode 128, all six data channels are packed into one
sample interval on one data pin. The BCLK runs at 128 f
S
;
therefore, there are 128 BCLK periods in each sample interval.
Each sample interval is broken into eight time slots: six slots of
20 BCLK and two of 4 BCLK. In this mode, the data length is
restricted to a maximum of 20 bits. The three left channels are
written first, MSB first, and the data is written on the falling
edge of BCLK. After the three left channels are written, there is
a space of four BCLK, and then the three right channels are writ-
ten. The L/
R
CLK defines the left and right data transmission; it
is high for the three left channels and low for the three right channels.
Packed Mode 256
In Packed Mode 256, all six data channels are packed into one
sample interval on one data pin. The BCLK runs at 256 f
S
;
therefore, there are 256 BCLK periods in each sample interval, and
each sample interval is broken into eight time slots of 32 BCLK
each. The data length can be 16, 20, or 24 bits. The three left
channels are written first, MSB first, and the data is written on the
falling edge of BCLK with a one BCLK period delay from the
start of the slot. After the three left channels are written, there is
a space of 32 BCLK, and then the three right channels are written.
The
L
/RCLK defines the left and right data transmission; it is
low for the three left channels and high for the three right channels.
SLOT 1
LEFT 0
SLOT 2
LEFT 1
SLOT 3
LEFT 2
BLANK SLOT
4 SCLK
SLOT 4
RIGHT 0
SLOT 5
RIGHT 1
SLOT 6
RIGHT 2
BLANK SLOT
4 SCLK
DATA
20-BIT DATA
16-BIT DATA
BCLK
BCLK
–1
–2
–3
–4
–1
–2
–3
–4
+4
+3
+2
+1
MSB
LSB
LSB
MSB
L/
R
CLK
Figure 11. Packed Mode 128
SLOT 1
LEFT 0
SLOT 2
LEFT 1
SLOT 3
LEFT 2
SLOT 4
RIGHT 0
SLOT 5
RIGHT 1
SLOT 6
RIGHT 2
20-BIT DATA
24-BIT DATA
16-BIT DATA
BCLK
–1
–2
–3
–4
–1
–2
–3
–4
+8
+7
+6
+5
+4
+3
+2
+1
+4
+3
+2
+1
MSB
LSB
LSB
LSB
MSB
–1
–2
–3
–4
MSB
DATA
BCLK
L
/RCLK
Figure 12. Packed Mode 256
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD1833AAST-REEL | 24-Bit, 192 kHz, DAC |
| AD1833 | Multichannel 24-Bit, 192 kHz, DAC |
| AD1833AST | Multichannel 24-Bit, 192 kHz, DAC |
| AD1835 | 2 ADC, 8 DAC, 96 kHz, 24-Bit Codec |
| AD1835AS | 2 ADC, 8 DAC, 96 kHz, 24-Bit Codec |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD1833ACSTZ | 功能描述:IC DAC AUDIO 24BIT 6CH 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:* |
| AD1833AST | 制造商:Rochester Electronics LLC 功能描述:6 CHANNEL 24 BIT 192 KHZ DAC - Tape and Reel |
| AD1833AST-REEL | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| AD1833CST | 制造商:Analog Devices 功能描述:DAC 6-CH Delta-Sigma 24-bit 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| AD1833CST-REEL | 制造商:Analog Devices 功能描述:DAC 6-CH Delta-Sigma 24-bit 48-Pin LQFP T/R 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。