參數(shù)資料
型號(hào)： AD1816A
廠商： Analog Devices, Inc.
英文描述： SoundPort Controller(數(shù)字音頻的聲音端口控制器)
中文描述： SoundPort控制器（數(shù)字音頻的聲音端口控制器）
文件頁數(shù)： 19/52頁
文件大?。?/td> 373K
代理商： AD1816A
AD1816A
–19–
REV. A
SSPVI
SS/SB Playback Substitution Data Input Valid Flag. T his bit is ignored if: (1) Intercept mode is not enabled for
SS/SB playback or (2) T he AD1816A did not request data for SS/SB playback in the previous frame (see the
SSPRQ bit in the Status Word Output). Otherwise, setting this bit indicates that Slots 4 and 5 contain valid right
and left SS/SB playback substitution data. If in “capture rate equal to playback rate” mode, setting this bit also in-
dicates that valid capture substitution data is being sent to the AD1816A. If not in modem mode, right and left
channel capture substitution data is accepted in Slots 2 and 3 respectively. If in modem mode, only mono capture
substitution data is accepted in slots 2 and 3. When this bit is cleared, data in all slots controlled by this bit, as de-
fined above, is ignored.
SS/SB Capture Substitution Data Input Valid Flag. T his bit is ignored if: (1) Intercept mode is not enabled for SS/
SB capture or (2) T he AD1816A did not request data for SS/SB capture in the previous frame (see the SSCRQ
bit in the Status Word Output). Otherwise, setting this bit indicates that valid SS/SB capture substitution data is
being sent to the AD1816A. If not in modem mode, or DSP port or ISA bus based, right and left channel capture
data is accepted in Slots 2 and 3 respectively. If in modem mode, only mono capture substitution data is accepted
in Slot 3, because Slot 2, which is mapped to the right capture channel, is being used for modem. T his mono data
will, however, be sent to both left and right ISA SS/SB capture channels. When this bit is cleared, data in Slots 3
and 2 is ignored.
Reserved: T o ensure future compatibility write “0” to all reserved bits.
DSP Port Clear Status Flag. When this bit is set, (write 1), the PNPR and PDN flag bits in the status word (Bits
15 and 14 of slots 0 SDO) are cleared. When this bit is cleared, (writing a 0), it has no effect on PNPR and PDN
and preserves them in the previous states.
SSCVI
RES
FCLR
Status Word Output (Slot 0 SDO)
15
14
13
RES
5
RES
12
11
10
9
8
PD N
7
MB1
PNPR
6
MB0
SSCVO
4
SSCRQ
SSPVO
3
SSPRQ
FMVO
2
FMRQ
IS1VO
1
IS1RQ
IS0VO
0
IS0RQ
IS0RQ
I
2
S Port (0) Input Request Flag. T his bit is set if intercept mode is enabled for I
2
S Port (0) and its four-word ste-
reo input buffer is not full.
I
2
S Port (1) Input Request Flag. T his bit is set if intercept mode is enabled for I
2
S Port (1) and its four-word ste-
reo input buffer is not full.
FM Synthesis Input Request Flag. T his bit is set if intercept mode is enabled for FM synthesis and its four-word
stereo input buffer is not full.
SS/SB Playback Input Request Flag. T his bit is set if intercept mode is enabled for SS/SB playback and its four-
word stereo input buffer is not full.
SS/SB Capture Input Request Flag. T his bit is set if intercept mode is enabled for SS/SB capture and its
four-word stereo input buffer is not full.
Mailbox 0 Status Flag. T his bit is set if the most recent action to SS indirect register 42 (DSP port Mail Box 1)
was a write, and is cleared if the most recent action was a read. T he status of this bit is also reflected in SS indirect
register 33. It may be used as a handshake bit to facilitate communication between a DSP on the DSP port and a
host CPU on the ISA bus.
Mailbox 1 Status Flag. T his bit is set if the most recent action to SS indirect register 43 (DSP port Mail Box 1)
was a write and is cleared if the most recent action was a read. T he status of this bit is also reflected in SS indirect
register 33. It may be used as a handshake bit to facilitate communication between a DSP on the DSP port and a
host CPU on the ISA bus.
I
2
S Port 0 Valid Out. T his bit is set if Slots 10 and 11 contain valid right and left I
2
S Port 0 data.
I
2
S Port 1 Valid Out. T his bit is set if Slots 8 and 9 contain valid right and left I
2
S Port 1 data.
FM Synthesis Valid Out. T his bit is set if Slots 6 and 7 contain valid left and right FM synthesis data.
SS/SB Playback Valid Out. T his bit is set if Slots 4 and 5 contain valid right and left SS/SB playback data.
SS/SB Capture Valid Out. T his bit is set if valid SS/SB capture data is being transmitted. If not in a modem mode,
Slots 2 and 3 will contain valid right and left SS/SB capture data. If in modem mode, only Slot 3 will contain valid
left SS/SB capture data as Slot 2 and the ADC right channel are used by the modem.
IS1RQ
FMRQ
SSPRQ
SSCRQ
MB0
MB1
IS0VO
IS1V1
FMVO
SSPVO
SSCVO
相關(guān)PDF資料
PDF描述
AD1818 PCI SoundComm DC97 Digital Controller(PCI SoundComm DC97型數(shù)字控制器)
AD1819A AC97 SoundPort Codec(AC97型聲音端口信號(hào)編解碼器)
AD1819BJST AC’97 SoundPort Codec
AD1819 ECONOLINE: RD & RC - Dual Output from a Single Input Rail- 1kVDC & 2kVDC Isolation- Power Sharing on Output- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 86%
AD1819B AC’97 SoundPort Codec
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD1816AJS 制造商:AD 制造商全稱:Analog Devices 功能描述:SoundPort Controller
ad1816ajs-eeprom 制造商:Rochester Electronics LLC 功能描述:AD1816A SOUND PORT CONTRO - Bulk 制造商:Analog Devices 功能描述:
AD1816AJST 制造商:AD 制造商全稱:Analog Devices 功能描述:SoundPort Controller
ad1816js3 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:
AD18-182 制造商:Thomas & Betts 功能描述:Terminal; 22 to 18 AWG; Brass; Non-Insulated; Tin Plated; UL 94V-2 制造商:Thomas & Betts 功能描述:DISCONNECTFEMALE 制造商:Thomas & Betts 功能描述:Quick Disconnect Terminal 18-22AWG F 21.08mm 5.84mm Tin
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*