參數(shù)資料
型號(hào): AD15700
廠商: Analog Devices, Inc.
英文描述: 1 MSPS 16-/14-Bit Analog I/O Port
中文描述: 1 MSPS的16-/14-Bit模擬量I / O端口
文件頁(yè)數(shù): 36/44頁(yè)
文件大?。?/td> 1100K
代理商: AD15700
REV. A
–36–
AD15700
The AD15700’s ADC has five different ground pins: INGND,
REFGND, AGND, DGND, and OGND. INGND is used to
sense the analog input signal. REFGND senses the reference
voltage and should be a low impedance return to the reference
because it carries pulsed currents. AGND is the ground to which
most internal ADC analog signals are referenced. This ground
must be connected with the least resistance to the analog ground
plane. DGND must be tied to the analog or digital ground plane
depending on the configuration. OGND is connected to the
digital system ground.
The layout of the decoupling of the reference voltage is important.
The decoupling capacitor should be close to the ADC and connected
with short and large traces to minimize parasitic inductances.
100
90
0%
10
V
REF
= 2.5V
V
DD
= 5V
T
A
= 25 C
2 s/DIV
V
OUT
= (50mV/DIV)
CLOCK (5V/DIV)
Figure 27. Digital Feedthrough
100
90
0%
10
V
REF
= 2.5V
V
DD
= 5V
T
A
= 25 C
2 s/DIV
CS
(5V/DIV)
V
OUT
(0.1V/DIV)
Figure 28. Digital-to-Analog Glitch Impulse
100
90
0%
10
2 s/DIV
V
REF
= 2.5V
V
DD
= 5V
T
A
= 25 C
50pF
100pF
200pF
10pF
CS
(5V/DIV)
V
(0.5V/DIV)
Figure 29. Large Signal Settling Time
100
90
0%
10
V
OUT
(1V/DIV)
V
(50mV/DIV)
GAIN = –216
V
REF
= 2.5V
V
DD
= 5V
T
A
= 25 C
0.5 s/DIV
Figure 30. Small Signal Settling Time
DAC Circuit Information
The DAC is a single 14-bit, serial input voltage output. It
operates from a single supply ranging from 2.7 V to 5 V and
consumes typically 300 mA with a supply of 5 V. Data is written
to the devices in a 14-bit word format, via a 3- or 4-wire serial
interface. To ensure a known power-up state, the parts were
designed with a power-on reset function. In unipolar mode, the
output is reset to 0 V.
Digital-to-Analog Section
The DAC architecture consists of two matched DAC sections.
A simplified circuit diagram is shown in Figure 31. The four
MSBs of the 14-bit data-word are decoded to drive 15 switches,
E1 to E15. Each of these switches connects one of 15 matched
resistors to either AGND or VREF. The remaining 10 bits of
the data-word drive switches S0 to S9 of a 10-bit voltage mode
R-2R ladder network.
2R
2R
2R
2R
2R
2R
R
S0
S1
S9
E1
E2
E15
R
2R
V
OUT
10-BIT R-2R LADDER
FOUR MSBS DECODED INTO
15 EQUAL SEGMENTS
Figure 31. DAC Architecture
With this type of DAC configuration, the output impedance is
independent of code, while the input impedance seen by the
reference is heavily code dependent. The output voltage is
dependent on the reference voltage as shown in the following
equation.
V
V
D
OUT
REF
N
=
2
where
D
is the decimal data-word loaded to the DAC register
and
N
is the resolution of the DAC. For a reference of 2.5 V,
the equation simplifies to the following.
V
D
OUT
=
2 5
16 384
,
.
giving a
V
OUT
of 1.25 V with midscale loaded, and 2.5 V with
full scale loaded to the DAC.
The LSB size is V
REF
/16,384.
相關(guān)PDF資料
PDF描述
AD15700BCA 1 MSPS 16-/14-Bit Analog I/O Port
AD1580A ECONOLINE: RD & RC - Dual Output from a Single Input Rail- 1kVDC & 2kVDC Isolation- Power Sharing on Output- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 86%
AD1580ART 1.2 V Micropower, Precision Shunt Voltage Reference
AD1580ART-REEL1 1.2 V Micropower, Precision Shunt Voltage Reference
AD1580ART-REEL7 1.2 V Micropower, Precision Shunt Voltage Reference
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD15700/PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:1 MSPS 16-/14-Bit Analog I/O Port
AD15700BCA 制造商:Analog Devices 功能描述:Analog I/O Port 144-Pin CSP-BGA
AD-1571-1-POWERTACT-HO 制造商:TE Connectivity 功能描述:AD-1571-1-POWERTACT-HOLDR
AD-1571-1-POWERTACT-HOLDR 功能描述:POWERTACT HOLDR 制造商:te connectivity raychem cable protection 系列:- 零件狀態(tài):在售 配件類型:支座 配套使用產(chǎn)品/相關(guān)產(chǎn)品:同軸連接器 標(biāo)準(zhǔn)包裝:1
AD-1572-1-SOLD-HOLDER- 制造商:TE Connectivity 功能描述:AD-1572-1-SOLD-HOLDER-ASY