參數(shù)資料
型號(hào): A8351601-40
廠商: AMIC Technology Corporation
英文描述: Bar Code Reader
中文描述: 條碼閱讀器
文件頁數(shù): 29/44頁
文件大?。?/td> 439K
代理商: A8351601-40
A8351601 Series
(July, 2002, Version 1.0)
28
AMIC Technology, Inc.
Interrupt System
The A8351601 provides six interrupt sources: two external
interrupts, three timer interrupts, and a serial port interrupt.
These are shown in Figure 13.
The External Interrupts
INT0
and INT1 can each be either
level-activated or transition-activated, depending on bits
IT0 and IT1 in Register TCON. The flags that actually
generate these interrupts are the IE0 and IE1 bits in
TCON. When the service routine is vectored to, hardware
clears the flag that generated an external interrupt only if
the interrupt was transition-activated. If the interrupt was
level-activated, then the external requesting source (rather
than the on-chip hardware) controls the request flag.
The Timer 0 and Timer 1 Interrupts are generated by TF0
and TF1, which are set by a rollover in their respective
Timer/Counter registers (except for Timer 0 in Mode 3).
When a timer interrupt is generated, the on-chip hardware
clears the flag that generated it when the service routine is
vectored to.
The Serial Port Interrupt is generated by the logical OR of
RI and TI. Neither of these flags is cleared by hardware
when the service routine is vectored to. In fact, the service
routine normally must determine whether RI or TI
generated the interrupt, and the bit must be cleared in
software.
In the A8351601, the Timer 2 Interrupt is generated by the
logical OR of TF2 and EXF2. Neither of these flags is
cleared by hardware when the service routine is vectored
to. In fact, the service routine may have to determine
whether TF2 or EXF2 generated the interrupt, and the bit
must be cleared in software.
All of the bits that generate interrupts can be set or cleared
by software, with the same result as though they had been
set or cleared by hardware. That is, interrupts can be
generated and pending interrupts can be canceled in
software.
Each of these interrupt sources can be individually enabled
or disabled by setting or clearing a bit in Special Function
Register IE (interrupt enable) at address 0A8H. As well as
individual enable bits for each interrupt source, there is a
global enable/disable bit that is cleared to disable all
interrupts or set to turn on interrupts (see SFR IE).
EXTERNAL
INT RQST 0
TCON.1
IE0
TIMER/COUNTER 0
TCON.5
TF0
EXTERNAL
INT RQST 1
TCON.3
IE1
TIMER/COUNTER 1
TCON.7
TF1
INTERNAL
SERIAL
PORT
SCON.0
RI
SCON.1
TI
TIMER/
COUNTE2
T2CON.7
TF2
T2CON.6
EXF2
INT0
INT1
T2EX
IE.0
EX0
IE.1
ET0
IE.2
EX1
IE.3
ET1
IE.4
ES
IE.5
ET2
IE.7
EA
IP.0
PX0
IP.1
PT0
IP.2
PX1
IP.3
PT1
IP.4
PS
IP.5
PT2
SOURCE
I.D.
SOURCE
I.D.
POLLING
HARDWARE
HIGH PRIORITY
INTERRUPT
REQUEST
VECTOR
LOW PRIORITY
INTERRUPT
REQUEST
VECTOR
Figure 13. Interrupt System
相關(guān)PDF資料
PDF描述
A8423 LIN Bus Transceiver with Integrated Voltage Regulator
A8423KL LIN Bus Transceiver with Integrated Voltage Regulator
A8430 White LED Driver Constant Current Step-up Converter
A8430EEK White LED Driver Constant Current Step-up Converter
A8430EEK-T White LED Driver Constant Current Step-up Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A8351601F-40 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:Bar Code Reader
A8351601L-40 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:Bar Code Reader
A8351601SERIES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Bar Code Reader
A83516-12 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:8 Bit Microcontroller
A83516-24 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:8 Bit Microcontroller