參數(shù)資料
型號(hào): A8287
廠商: Allegro MicroSystems, Inc.
英文描述: LNB Supply and Control Voltage Regulator
中文描述: LNB電源和控制穩(wěn)壓器
文件頁數(shù): 7/17頁
文件大?。?/td> 527K
代理商: A8287
7
Worcester, Massachusetts 01615-0036 (508) 853-5000
115 Northeast Cutoff, Box 15036
www.allegromicro.com
D
P
2
A8285/A8287
LNB Supply and Control Voltage Regulator
this feature is disabled and the device is not turned off dur-
ing an overcurrent.
Status Register
.
The status of the A8285/A8287 read reg-
ister can be interrogated by the system master controller via
the I
2
C interface. Status functions include the following:
Power Not Good (PNG)
. When the LNB output is enabled,
and the LNB output is below 85% of the programmed LNB
voltage, the PNG bit is set.
Disable (DIS).
Provides the status of the LNB output.
When set, this indicates that the output is disabled, either
intentionally or by a fault.
Thermal Shutdown (TSD)
. When the junction tempera-
ture exceeds the maximum threshold, the thermal shutdown
bit is set, which disables the LNB output. DIS also is set.
Overcurrent (OCP)
. This disables LNB output when an
overcurrent appears on the LNB output for a period greater
than the ODT (ODT must be enabled for this feature to take
effect). In addition, the DIS bit is set. Note: If an overcurrent
occurs and ODT is disabled, the A8285/A8287 will operate
in current limit inde
fi
ninitely and the OCP bit will not be set.
Undervoltage Lockout (VUV)
. When the input voltage
(V
IN
) drops below the undervoltage threshold, the undervolt-
age bit VUV is set, disabling the output.
When V
IN
is initially applied to the A8285/A8285, the VUV bit
is set, indicating that an undervoltage condition has occurred.
IRQ Flag
.
The IRQ
fl
ag is activated when any fault con-
dition occurs, including: thermal shutdown, overcurrent,
undervoltage, or the occurrence of a power-up sequence.
Note that the IRQ
fl
ag is not activated when either (a) the
channel is disabled (DIS), as it may have been disabled
intentionally by the master controller, or (b) if PNG is active,
as the A8285/A8287 may be starting up. Fault conditions are
stored in the status registers. Also note that the IRQ
fl
ag will
not activate when an overcurrent occurs and ODT is dis-
abled. In this condition, the device operates within I
LIM
.
When the IRQ
fl
ag is activated during either of the above
fault conditions, and the system master controller addresses
the A8285/A8287 with the read/write bit set to 1, then the
IRQ
fl
ag is reset once the A8285/A8287 acknowledges the
address. When the master controller reads the data and is
acknowledged, the status registers are updated. If the fault
is removed, the A8285/A8287 is again ready for operation
(being re-enabled via a write command). Otherwise, the
controller can keep polling the A8285/A8287 until the fault
is removed.
When V
IN
, is initially applied to the A8285/A8285, the I
2
C
interface will not function until the internal logic supply V
REG
has reached its operating level. Once V
REG
is within toler-
ance, the VUV bit in the status register is set and the IRQ is
activated to inform the master controller of this condition.
(The IRQ is effectively acting as a power-up
fl
ag.) The IRQ
is reset when the A8285/A8287 acknowledges the address.
Once the master has read the status registers, the VUV bit is
reset. The device is then ready for operation.
I
2
C Interface
.
This is a serial interface that uses two bus
lines, SCL and SDA, to access the internal Control and
Status registers of the A8285/A8287. Data is exchanged
between a microcontroller (master) and the A8285/A8287
(slave). The clock input to SCL is generated by the master,
while SDA functions as either an input or an open drain
output, depending on the direction of the data.
VSEL3
VSEL2
VSEL1
VSEL0
LNB (V)
0
0
0
0
12.709
0
0
0
1
13.042
0
0
1
0
13.375
0
0
1
1
13.709
0
1
0
0
14.042
0
1
0
1
14.375
0
1
1
0
14.709
0
1
1
1
15.042
1
0
0
0
18.042
1
0
0
1
18.375
1
0
1
0
18.709
1
0
1
1
19.042
1
1
0
0
19.375
1
1
0
1
19.709
1
1
1
0
20.042
1
1
1
1
20.375
Output Voltage Amplitude Selection Table
相關(guān)PDF資料
PDF描述
A8285SLB LNB Supply and Control Voltage Regulator
A82DL1624UG-70UF Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x4T(U) 16 Megabit (2Mx8 Bit/1Simultaneous Operation Flash Memory and 4M (256Kx16 Bit) S
A82DL1634UG-70 LED Lamp; Bulb Size:3mm; LED Color:Red; Luminous Intensity:1.6ucd; Viewing Angle:60 ; Forward Current:2mA; Forward Voltage:1.7V; Operating Temperature Range:-55 C to ? C; Color:Red; Leaded Process Compatible:No RoHS Compliant: No
A82DL1634TG-70IF Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x4T(U) 16 Megabit (2Mx8 Bit/1Simultaneous Operation Flash Memory and 4M (256Kx16 Bit) S
A82DL1644TG-70IF Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x4T(U) 16 Megabit (2Mx8 Bit/1Simultaneous Operation Flash Memory and 4M (256Kx16 Bit) S
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A8287SLB 功能描述:IC REG LNB SUPPLY/CTRL 24-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,000 系列:- 應(yīng)用:電源,ICERA E400,E450 輸入電壓:4.1 V ~ 5.5 V 輸出數(shù):10 輸出電壓:可編程 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:42-WFBGA,WLCSP 供應(yīng)商設(shè)備封裝:42-WLP 包裝:帶卷 (TR)
A8287SLB-T 制造商:Allegro MicroSystems LLC 功能描述:
A8287SLBTR 功能描述:IC REG LNB SUPPLY/CTRL 24-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,000 系列:- 應(yīng)用:電源,ICERA E400,E450 輸入電壓:4.1 V ~ 5.5 V 輸出數(shù):10 輸出電壓:可編程 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:42-WFBGA,WLCSP 供應(yīng)商設(shè)備封裝:42-WLP 包裝:帶卷 (TR)
A8287SLBTR-T 功能描述:IC LNB SUPPLY/VOLTAGE REG 24SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 應(yīng)用:控制器,DSP 輸入電壓:4.5 V ~ 25 V 輸出數(shù):2 輸出電壓:最低可調(diào)至 1.2V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:30-TFSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:30-TSSOP 包裝:帶卷 (TR)
A8290 制造商:ALLEGRO 制造商全稱:Allegro MicroSystems 功能描述:Single LNB Supply and Control Voltage Regulator