參數(shù)資料
型號: A80960HT75SL2GP
廠商: INTEL CORP
元件分類: 微控制器/微處理器
英文描述: 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor
中文描述: 32-BIT, 75 MHz, RISC PROCESSOR, CPGA168
封裝: PGA-168
文件頁數(shù): 10/102頁
文件大?。?/td> 828K
代理商: A80960HT75SL2GP
80960HA/HD/HT
4
Advance Information
Datasheet
2.2.6
Dual Programmable Timers
The processor provides two independent 32-bit timers, with four programmable clock rates. The
user configures the timers via the Timer Unit registers. These registers are memory-mapped within
the 80960Hx, addressable on 32-bit boundaries. The timers have a single-shot mode and
auto-reload capabilities for continuous operation. Each timer has an independent interrupt request
to the processor’s interrupt controller.
2.2.7
Processor Self Test
When a system error is detected, the FAIL pin is asserted, a fail code message is driven onto the
address bus, and the processor stops execution at the point of failure. The only way to resume
normal operation is to perform a RESET operation. Because System Error generation can occur
sometime after the bus confidence test and even after initialization during normal processor
operation, the FAIL pin is HIGH (logic “1”) before the detection of a System Error.
The processor uses only one read bus-transaction to signal the fail code message; the address of the
bus transaction is the fail code itself. The fail code is of the form:
0xfeffff
nn
; bits 6 to 0 contain a
mask recording the possible failures. Bit 7, when set to 1, indicates that the mask contains failures
from the internal Built-In Self-Test (BIST); when 0, the mask indicates other failures.
Ignore reserved bits 0 and 1. Also ignore bits 5 and 6 when bit 7 is clear (=0).
The mask is shown in
Table 2
and
Table 3
.
Table 2.
Fail Codes For BIST (bit 7 = 1)
Bit
When Set:
6
On-chip Data-RAM failure detected by BIST.
5
Internal Microcode ROM failure detected by BIST.
4
Instruction cache failure detected by BIST.
3
Data cache failure detected by BIST.
2
Local-register cache or processor core failure detected by BIST.
1
Reserved. Always zero.
0
Reserved. Always zero.
Table 3.
Remaining Fail Codes (bit 7 = 0)
Bit
When Set:
6
Reserved. Always one.
5
Reserved. Always one.
4
A data structure within the IMI is not aligned to a word boundary.
3
A System Error during normal operation has occurred.
2
The Bus Confidence test has failed.
1
Reserved. Always zero.
0
Reserved. Always zero.
相關PDF資料
PDF描述
A80960HA25SL2GX 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor
A80960HA40SL2GZ 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor
A80960HA33SL2GY 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor
A80960HD32SL2GG 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor
A80960HD50SL2GH 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor
相關代理商/技術參數(shù)
參數(shù)描述
A80960JA-16 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:EMBEDDED 32-BIT MICROPROCESSOR
A80960JA-25 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:EMBEDDED 32-BIT MICROPROCESSOR
A80960JA-33 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:EMBEDDED 32-BIT MICROPROCESSOR
A80960JA3V25 功能描述:IC MPU I960JA 3V 25MHZ 132-PGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:60 系列:SCC 處理器類型:Z380 特點:全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應商設備封裝:144-LQFP 包裝:托盤
A80960JA3V33 功能描述:IC MPU I960JA 3V 33MHZ 132-PGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:40 系列:MPC83xx 處理器類型:32-位 MPC83xx PowerQUICC II Pro 特點:- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤 供應商設備封裝:516-PBGAPGE(27x27) 包裝:托盤