參數資料
| 型號： | A54SX72A-PQ208A |
| 廠商： | Microsemi SoC |
| 文件頁數： | 9/108頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA SX-A 108K 208-PQFP |
| 標準包裝： | 24 |
| 系列： | SX-A |
| LAB/CLB數： | 6036 |
| 輸入/輸出數： | 171 |
| 門數： | 108000 |
| 電源電壓： | 2.25 V ~ 5.25 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | -40°C ~ 125°C |
| 封裝/外殼： | 208-BFQFP |
| 供應商設備封裝： | 208-PQFP（28x28） |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁
SX-A Family FPGAs
4- 2
v5.3
v4.0
Table 2-12 was updated.
(continued)
The was updated.
The "Sample Path Calculations" were updated.
Table 2-13 was updated.
Table 2-13 was updated.
All timing tables were updated.
2-18 to
v3.0
Design Theft" section was updated.
The "Ordering Information" section was updated.
The "Temperature Grade Offering" section was updated.
The Figure 1-1 SX-A Family Interconnect Elements was updated.
The “"Clock Resources" section“was updated
The Table 1-1 SX-A Clock Resources is new.
The "User Security" section is new.
The "I/O Modules" section was updated.
The Table 1-2 I/O Features was updated.
The Figure 1-12 Device Selection Wizard is new.
The "SX-A Probe Circuit Control Pins" section was updated.
The "Design Considerations" section was updated.
The Figure 1-13 Probe Setup was updated.
The Design Environment was updated.
The Figure 1-13 Design Flow is new.
The "Absolute Maximum Ratings*" section was updated.
The "Recommended Operating Conditions" section was updated.
The "Electrical Specifications" section was updated.
The "2.5V LVCMOS2 Electrical Specifications" section was updated.
The "SX-A Timing Model" and "Sample Path Calculations" equations were updated.
The "Pin Description" section was updated.
v2.0.1
The "Design Environment" section has been updated.
The "I/O Modules" section, and Table 1-2 I/O Features have been updated.
The "SX-A Timing Model" section and the "Timing Characteristics" section have new timing
numbers.
Previous Version Changes in Current Version (v5 . 3)
Page
相關PDF資料 |
PDF描述 |
|---|---|
| GBB95DHBR | CONN EDGECARD 190PS R/A .050 SLD |
| ASM28DRKF-S13 | CONN EDGECARD 56POS .156 EXTEND |
| FSM25DSES | CONN EDGECARD 50POS .156 EYELET |
| ASM36DRYF | CONN EDGECARD 72POS DIP .156 SLD |
| AMM36DRYF | CONN EDGECARD 72POS DIP .156 SLD |
相關代理商/技術參數 |
參數描述 |
|---|---|
| A54SX72A-PQ208I | 功能描述:IC FPGA SX-A 108K 208-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現場可編程門陣列） 系列:SX-A 產品培訓模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產品:Cyclone? IV FPGAs 標準包裝:60 系列:CYCLONE® IV GX LAB/CLB數:9360 邏輯元件/單元數:149760 RAM 位總計:6635520 輸入/輸出數:270 門數:- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應商設備封裝:484-FBGA（23x23） |
| A54SX72A-PQ208IX160 | 制造商:Microsemi Corporation 功能描述:FPGA SX-A 72K GATES 4024 CELLS 217MHZ 0.25UM/0.22UM 2.5V 208 - Trays |
| A54SX72A-PQ208IX3 | 制造商:Microsemi Corporation 功能描述:FPGA SX-A 72K GATES 4024 CELLS 217MHZ 0.25UM/0.22UM 2.5V 208 - Trays |
| A54SX72A-PQ208IX60 | 制造商:Microsemi Corporation 功能描述:FPGA SX-A 72K GATES 4024 CELLS 217MHZ 0.25UM/0.22UM 2.5V 208 - Trays |
| A54SX72A-PQ208M | 制造商:Microsemi Corporation 功能描述:FPGA SX-A Family 72K Gates 4024 Cells 217MHz 0.25um Technology 2.5V 208-Pin PQFP 制造商:Microsemi Corporation 功能描述:FPGA SX-A Family 72K Gates 4024 Cells 217MHz 0.25um/0.22um (CMOS) Technology 2.5V 208-Pin PQFP 制造商:Microsemi Corporation 功能描述:FPGA SX-A 72K GATES 4024 CELLS 217MHZ 0.25UM/0.22UM 2.5V 208 - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。