參數(shù)資料
型號: A54SX72A-BG208B
廠商: Electronic Theatre Controls, Inc.
英文描述: Hex inverters with open collector outputs 14-PDIP 0 to 70
中文描述: 的SX - A系列FPGA的
文件頁數(shù): 72/108頁
文件大小: 720K
代理商: A54SX72A-BG208B
SX-A Family FPGAs
2-52
v5.1
Table 2-41
A54SX72A Timing Characteristics
(Worst-Case Commercial Conditions V
CCA
= 2.25 V, V
CCI
= 4.75 V, T
J
= 70°C)
Parameter
5 V PCI Output Module Timing
1
Description
–3 Speed
–2 Speed
–1 Speed
Std. Speed
–F Speed
Units
Min. Max. Min. Max. Min. Max. Min. Max. Min. Max.
t
DLH
Data-to-Pad Low to High
2.7
3.1
3.5
4.1
5.7
ns
t
DHL
Data-to-Pad High to Low
3.4
3.9
4.4
5.1
7.2
ns
t
ENZL
Enable-to-Pad, Z to L
1.3
1.5
1.7
2.0
2.8
ns
t
ENZH
Enable-to-Pad, Z to H
2.7
3.1
3.5
4.1
5.7
ns
t
ENLZ
Enable-to-Pad, L to Z
3.0
3.5
3.9
4.6
6.4
ns
t
ENHZ
d
TLH2
d
THL2
5 V TTL Output Module Timing
3
Enable-to-Pad, H to Z
3.4
3.9
4.4
5.1
7.2
ns
Delta Low to High
0.016
0.016
0.02
0.022
0.032
ns/pF
Delta High to Low
0.026
0.03
0.032
0.04
0.052
ns/pF
t
DLH
Data-to-Pad Low to High
2.4
2.8
3.1
3.7
5.1
ns
t
DHL
Data-to-Pad High to Low
3.1
3.5
4.0
4.7
6.6
ns
t
DHLS
Data-to-Pad High to Low—low slew
7.4
8.5
9.7
11.4
15.9
ns
t
ENZL
Enable-to-Pad, Z to L
2.1
2.4
2.7
3.2
4.5
ns
t
ENZLS
Enable-to-Pad, Z to L—low slew
7.4
8.4
9.5
11.0
15.4
ns
t
ENZH
Enable-to-Pad, Z to H
2.4
2.8
3.1
3.7
5.1
ns
t
ENLZ
Enable-to-Pad, L to Z
3.6
4.2
4.7
5.6
7.8
ns
t
ENHZ
d
TLH2
d
THL2
d
THLS2
Enable-to-Pad, H to Z
3.1
3.5
4.0
4.7
6.6
ns
Delta Low to High
0.014
0.017
0.017
0.023
0.031
ns/pF
Delta High to Low
0.023
0.029
0.031
0.037
0.051
ns/pF
Delta High to Low—low slew
0.043
0.046
0.057
0.066
0.089
ns/pF
Notes:
1. Delays based on 50 pF loading.
2. To obtain the slew rate, substitute the appropriate Delta value, load capacitance, and the V
CCI
value into the following equation:
Slew Rate [V/ns] = (0.1*V
CCI
– 0.9*V
CCI)
/ (C
load
* d
T[LH|HL|HLS]
)
where C
load
is the load capacitance driven by the I/O in pF
d
T[LH|HL|HLS]
is the worst case delta value from the datasheet in ns/pF.
3. Delays based on 35 pF loading.
相關(guān)PDF資料
PDF描述
A54SX72A-BG208I SX-A Family FPGAs
A54SX72A-BG208M Hex inverters with open collector outputs 14-PDIP 0 to 70
A54SX72A-CQ208 Hex inverters with open collector outputs 14-SO 0 to 70
A54SX72A-CQ208A Hex inverters with open collector outputs 14-SO 0 to 70
A54SX72A-CQ208B Hex inverter buffers / drivers with high-voltage outputs 14-SOIC 0 to 70
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A54SX72A-CQ208 功能描述:IC FPGA SX-A 108K 208-CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:SX-A 標(biāo)準(zhǔn)包裝:1 系列:ProASICPLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計(jì):129024 輸入/輸出數(shù):248 門數(shù):600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP,帶拉桿 供應(yīng)商設(shè)備封裝:352-CQFP(75x75)
A54SX72A-CQ208B 功能描述:IC FPGA SX-A 108K 208-CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:SX-A 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)
A54SX72A-CQ208M 制造商:Microsemi Corporation 功能描述:FPGA SX-A 72K GATES 4024 CELLS 217MHZ 0.25UM/0.22UM 2.5V 208 - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 171 I/O 208CQFP 制造商:Microsemi Corporation 功能描述:IC FPGA 108K GATES 208CQFP
A54SX72A-CQ256 功能描述:IC FPGA SX-A 108K 256-CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:SX-A 標(biāo)準(zhǔn)包裝:1 系列:ProASICPLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計(jì):129024 輸入/輸出數(shù):248 門數(shù):600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP,帶拉桿 供應(yīng)商設(shè)備封裝:352-CQFP(75x75)
A54SX72A-CQ256B 功能描述:IC FPGA SX-A 108K 256-CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:SX-A 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)