參數(shù)資料
型號: A54SX72A-BG208A
廠商: Electronic Theatre Controls, Inc.
英文描述: Hex inverters with open collector outputs 14-SOIC 0 to 70
中文描述: 的SX - A系列FPGA的
文件頁數(shù): 106/108頁
文件大?。?/td> 720K
代理商: A54SX72A-BG208A
SX-A Family FPGAs
4-2
v5.1
Table 2-13
was updated.
2-17
All timing tables were updated.
2-18
to
2-52
v3.0
The
"Actel Secure Programming Technology with FuseLock Prevents Reverse Engineering and
Design Theft" section
was updated.
1-i
The
"Ordering Information" section
was updated.
1-ii
The
"Temperature Grade Offering" section
was updated.
1-iii
The
Figure 1-1 SX-A Family Interconnect Elements
was updated.
1-1
The “
"Clock Resources" section
“was updated
1-5
The
Table 1-1 SX-A Clock Resources
is new.
1-5
The
"User Security" section
is new.
1-7
The
"I/O Modules" section
was updated.
1-7
The
Table 1-2 I/O Features
was updated.
1-8
The
Table 1-3 I/O Characteristics for All I/O Configurations
is new.
1-8
The
Table 1-4 Power-Up Time at which I/Os Become Active
is new
1-8
The
Figure 1-12 Device Selection Wizard
is new.
1-9
The
"Boundary-Scan Pin Configurations and Functions" section
is new.
1-9
The
Table 1-9 Device Configuration Options for Probe Capability (TRST Pin Reserved)
is new.
1-11
The
"SX-A Probe Circuit Control Pins" section
was updated.
1-12
The
"Design Considerations" section
was updated.
1-12
The
Figure 1-13 Probe Setup
was updated.
1-12
The
Design Environment
was updated.
1-13
The
Figure 1-13 Design Flow
is new.
1-11
The
"Absolute Maximum Ratings*" section
was updated.
1-12
The
"Recommended Operating Conditions" section
was updated.
1-12
The
"Electrical Specifications" section
was updated.
1-12
The
"2.5V LVCMOS2 Electrical Specifications" section
was updated.
1-13
The
"SX-A Timing Model"
and
"Sample Path Calculations"
equations were updated.
1-23
The
"Pin Description" section
was updated.
1-14
v2.0.1
The
"Design Environment" section
has been updated.
1-13
The
"I/O Modules" section
, and
Table 1-2 I/O Features
have been updated.
1-8
The
"SX-A Timing Model" section
and the
"Timing Characteristics" section
have new timing
numbers.
1-23
Previous Version Changes in Current Version (v5.1)
Page
相關(guān)PDF資料
PDF描述
A54SX72A-BG208B Hex inverters with open collector outputs 14-PDIP 0 to 70
A54SX72A-BG208I SX-A Family FPGAs
A54SX72A-BG208M Hex inverters with open collector outputs 14-PDIP 0 to 70
A54SX72A-CQ208 Hex inverters with open collector outputs 14-SO 0 to 70
A54SX72A-CQ208A Hex inverters with open collector outputs 14-SO 0 to 70
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A54SX72A-CQ208 功能描述:IC FPGA SX-A 108K 208-CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:SX-A 標(biāo)準(zhǔn)包裝:1 系列:ProASICPLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計(jì):129024 輸入/輸出數(shù):248 門數(shù):600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP,帶拉桿 供應(yīng)商設(shè)備封裝:352-CQFP(75x75)
A54SX72A-CQ208B 功能描述:IC FPGA SX-A 108K 208-CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:SX-A 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)
A54SX72A-CQ208M 制造商:Microsemi Corporation 功能描述:FPGA SX-A 72K GATES 4024 CELLS 217MHZ 0.25UM/0.22UM 2.5V 208 - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 171 I/O 208CQFP 制造商:Microsemi Corporation 功能描述:IC FPGA 108K GATES 208CQFP
A54SX72A-CQ256 功能描述:IC FPGA SX-A 108K 256-CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:SX-A 標(biāo)準(zhǔn)包裝:1 系列:ProASICPLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計(jì):129024 輸入/輸出數(shù):248 門數(shù):600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP,帶拉桿 供應(yīng)商設(shè)備封裝:352-CQFP(75x75)
A54SX72A-CQ256B 功能描述:IC FPGA SX-A 108K 256-CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:SX-A 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)