參數(shù)資料
型號(hào)： A54SX16A-TQ208M
廠商： Electronic Theatre Controls, Inc.
英文描述： LM2470 Monolithic Triple 7.0 ns CRT Driver; Package: TO-220; No of Pins: 9; Container: Rail
中文描述： 的SX - A系列FPGA的
文件頁數(shù)： 11/108頁
文件大?。?/td> 720K
代理商： A54SX16A-TQ208M
SX-A Family FPGAs
v5.1
1-5
Clock Resources
Actel’s high-drive routing structure provides three clock
networks (
Table 1-1
). The first clock, called HCLK, is
hardwired from the HCLK buffer to the clock select
multiplexor (MUX) in each R-cell. HCLK cannot be
connected to combinatorial logic. This provides a fast
propagation path for the clock signal. If not used, this
pin must be set as Low or High on the board. It must not
be left floating.
Figure 1-7
describes the clock circuit
used for the constant load HCLK and the macros
supported.
HCLK does not function until the fourth clock cycle each
time the device is powered up to prevent false output
levels due to any possible slow power-on-reset signal and
fast start-up clock circuit. To activate HCLK from the first
cycle, the TRST pin must be reserved in the Design
software and the pin must be tied to GND on the board.
Two additional clocks (CLKA, CLKB) are global clocks that
can be sourced from external pins or from internal logic
signals within the SX-A device. CLKA and CLKB may be
connected to sequential cells or to combinational logic. If
CLKA or CLKB pins are not used or sourced from signals,
these pins must be set as Low or High on the board. They
must not be left floating.
Figure 1-8
describes the CLKA
and CLKB circuit used and the macros supported in SX-A
devices with the exception of A54SX72A.
In addition, the A54SX72A device provides four
quadrant clocks (QCLKA, QCLKB, QCLKC, and QCLKD—
corresponding to bottom-left, bottom-right, top-left,
and top-right locations on the die, respectively), which
can be sourced from external pins or from internal logic
signals within the device. Each of these clocks can
individually drive up to an entire quadrant of the chip,
or they can be grouped together to drive multiple
quadrants (
Figure 1-9 on page 1-6
). QCLK pins can
function as user I/O pins. If not used, the QCLK pins
must be tied Low or High on the board and must not be
left floating.
For more information on how to use quadrant clocks in
Global Clock Networks
RT54SX72S Quadrant Clocks
相關(guān)PDF資料
PDF描述
A54SX32A-BG208A LM2586 SIMPLE SWITCHER® 3A Flyback Regulator with Shutdown; Package: TO-263; No of Pins: 7; Qty per Container: 45; Container: Rail
A54SX32A-BG208B LM2586 SIMPLE SWITCHER® 3A Flyback Regulator with Shutdown; Package: TO-263; No of Pins: 7; Qty per Container: 500; Container: Reel
A54SX32A-BG208I LM2586 SIMPLE SWITCHER® 3A Flyback Regulator with Shutdown; Package: TO-263; No of Pins: 7; Qty per Container: 500; Container: Reel
A54SX32A-BG208M LM2586 SIMPLE SWITCHER® 3A Flyback Regulator with Shutdown; Package: TO-263; No of Pins: 7; Qty per Container: 500; Container: Reel
A54SX32A-CQ208 LM2586 SIMPLE SWITCHER® 3A Flyback Regulator with Shutdown; Package: TO-263; No of Pins: 7; Qty per Container: 500; Container: Reel
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A54SX16A-TQG100 功能描述:IC FPGA 180I/O 100TQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門陣列） 系列:SX-A 標(biāo)準(zhǔn)包裝:24 系列:ECP2 LAB/CLB數(shù):1500 邏輯元件/單元數(shù):12000 RAM 位總計(jì):226304 輸入/輸出數(shù):131 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP（28x28）
A54SX16A-TQG100A 功能描述:IC FPGA SX 24K GATES 100-TQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門陣列） 系列:SX-A 標(biāo)準(zhǔn)包裝:90 系列:ProASIC3 LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計(jì):36864 輸入/輸出數(shù):157 門數(shù):250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應(yīng)商設(shè)備封裝:256-FPBGA（17x17）
A54SX16A-TQG100I 功能描述:IC FPGA SX 24K GATES 100-TQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門陣列） 系列:SX-A 標(biāo)準(zhǔn)包裝:90 系列:ProASIC3 LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計(jì):36864 輸入/輸出數(shù):157 門數(shù):250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應(yīng)商設(shè)備封裝:256-FPBGA（17x17）
A54SX16A-TQG100M 制造商:Microsemi Corporation 功能描述:FPGA SX-A Family 16K Gates 924 Cells 227MHz 0.25um Technology 2.5V 100-Pin TQFP 制造商:Microsemi Corporation 功能描述:FPGA SX-A 16K GATES 924 CELLS 227MHZ 0.25UM/0.22UM 2.5V 100T - Trays
A54SX16A-TQG144 功能描述:IC FPGA 180I/O 144TQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門陣列） 系列:SX-A 標(biāo)準(zhǔn)包裝:24 系列:ECP2 LAB/CLB數(shù):1500 邏輯元件/單元數(shù):12000 RAM 位總計(jì):226304 輸入/輸出數(shù):131 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP（28x28）
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。