Table 2-36 A54SX72A Timing Characteristics (Worst-Case Commercial Conditions V
參數(shù)資料
型號(hào): A54SX16A-1TQ144
廠商: Microsemi SoC
文件頁(yè)數(shù): 70/108頁(yè)
文件大?。?/td> 0K
描述: IC FPGA SX 24K GATES 144-TQFP
標(biāo)準(zhǔn)包裝: 60
系列: SX-A
LAB/CLB數(shù): 1452
輸入/輸出數(shù): 113
門(mén)數(shù): 24000
電源電壓: 2.25 V ~ 5.25 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 70°C
封裝/外殼: 144-LQFP
供應(yīng)商設(shè)備封裝: 144-TQFP(20x20)
SX-A Family FPGAs
2- 44
v5.3
Table 2-36 A54SX72A Timing Characteristics
(Worst-Case Commercial Conditions VCCA = 2.25 V, VCCI = 2.25 V, TJ = 70°C)
Parameter
Description
–3 Speed*
–2 Speed
–1 Speed
Std. Speed
–F Speed
Units
Min. Max. Min. Max. Min. Max. Min. Max. Min. Max.
Dedicated (Hardwired) Array Clock Networks
tHCKH
Input Low to High
(Pad to R-cell Input)
1.6
1.9
2.1
2.5
3.8
ns
tHCKL
Input High to Low
(Pad to R-cell Input)
1.6
1.9
2.1
2.5
3.8
ns
tHPWH
Minimum Pulse Width High
1.5
1.7
2.0
2.3
3.2
ns
tHPWL
Minimum Pulse Width Low
1.5
1.7
2.0
2.3
3.2
ns
tHCKSW
Maximum Skew
1.4
1.6
1.8
2.1
3.3
ns
tHP
Minimum Period
3.0
3.4
4.0
4.6
6.4
ns
fHMAX
Maximum Frequency
333
294
250
217
156
MHz
Routed Array Clock Networks
tRCKH
Input Low to High (Light Load)
(Pad to R-cell Input)
2.3
2.6
2.9
3.4
4.8
ns
tRCKL
Input High to Low (Light Load)
(Pad to R-cell Input)
2.8
3.2
3.7
4.3
6.0
ns
tRCKH
Input Low to High (50% Load)
(Pad to R-cell Input)
2.4
2.8
3.2
3.7
5.2
ns
tRCKL
Input High to Low (50% Load)
(Pad to R-cell Input)
2.9
3.3
3.8
4.5
6.2
ns
tRCKH
Input Low to High (100% Load)
(Pad to R-cell Input)
2.6
3.0
3.4
4.0
5.6
ns
tRCKL
Input High to Low (100% Load)
(Pad to R-cell Input)
3.1
3.6
4.0
4.7
6.6
ns
tRPWH
Minimum Pulse Width High
1.5
1.7
2.0
2.3
3.2
ns
tRPWL
Minimum Pulse Width Low
1.5
1.7
2.0
2.3
3.2
ns
tRCKSW
Maximum Skew (Light Load)
1.9
2.2
2.5
3.0
4.1
ns
tRCKSW
Maximum Skew (50% Load)
1.8
2.1
2.4
2.8
3.9
ns
tRCKSW
Maximum Skew (100% Load)
1.8
2.1
2.4
2.8
3.9
ns
Quadrant Array Clock Networks
tQCKH
Input Low to High (Light Load)
(Pad to R-cell Input)
2.6
3.0
3.4
4.0
5.6
ns
tQCHKL
Input High to Low (Light Load)
(Pad to R-cell Input)
2.6
3.0
3.3
3.9
5.5
ns
tQCKH
Input Low to High (50% Load)
(Pad to R-cell Input)
2.8
3.2
3.6
4.3
6.0
ns
tQCHKL
Input High to Low (50% Load)
(Pad to R-cell Input)
2.8
3.2
3.6
4.2
5.9
ns
Note: *All –3 speed grades have been discontinued.
相關(guān)PDF資料
PDF描述
GSC60DRAN CONN EDGECARD 120PS R/A .100 SLD
A54SX16A-TQG144I IC FPGA SX 24K GATES 144-TQFP
AFS090-1QNG180I IC FPGA 2MB FLASH 90K 180-QFN
GMC60DRAN CONN EDGECARD 120PS R/A .100 SLD
A40MX04-2PLG84I IC FPGA MX SGL CHIP 6K 84-PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A54SX16A-1TQ144I 功能描述:IC FPGA SX 24K GATES 144-TQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:SX-A 標(biāo)準(zhǔn)包裝:90 系列:ProASIC3 LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計(jì):36864 輸入/輸出數(shù):157 門(mén)數(shù):250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應(yīng)商設(shè)備封裝:256-FPBGA(17x17)
A54SX16A-1TQ144M 制造商:Microsemi Corporation 功能描述:FPGA SX-A 16K GATES 924 CELLS 263MHZ 0.25UM/0.22UM 2.5V 144T - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 24K GATES 144TQFP 制造商:Microsemi Corporation 功能描述:IC FPGA 113 I/O 144TQFP
A54SX16A-1TQG100 功能描述:IC FPGA SX 24K GATES 100-TQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:SX-A 標(biāo)準(zhǔn)包裝:90 系列:ProASIC3 LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計(jì):36864 輸入/輸出數(shù):157 門(mén)數(shù):250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應(yīng)商設(shè)備封裝:256-FPBGA(17x17)
A54SX16A-1TQG100I 功能描述:IC FPGA SX 24K GATES 100-TQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:SX-A 標(biāo)準(zhǔn)包裝:90 系列:ProASIC3 LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計(jì):36864 輸入/輸出數(shù):157 門(mén)數(shù):250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應(yīng)商設(shè)備封裝:256-FPBGA(17x17)
A54SX16A-1TQG100M 制造商:Microsemi Corporation 功能描述:FPGA SX-A 16K GATES 924 CELLS 263MHZ 0.25UM/0.22UM 2.5V 100T - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 81 I/O 100TQFP