參數(shù)資料
型號: A54SX08A-2FG144I
廠商: Microsemi SoC
文件頁數(shù): 25/108頁
文件大小: 0K
描述: IC FPGA SX 12K GATES 144-FBGA
標準包裝: 160
系列: SX-A
LAB/CLB數(shù): 768
輸入/輸出數(shù): 111
門數(shù): 12000
電源電壓: 2.25 V ~ 5.25 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 85°C
封裝/外殼: 144-LBGA
供應(yīng)商設(shè)備封裝: 144-FPBGA(13x13)
SX-A Family FPGAs
v5.3
2-3
PCI Compliance for the SX-A Family
The SX-A family supports 3.3 V and 5 V PCI and is compliant with the PCI Local Bus Specification Rev. 2.1.
Table 2-7 DC Specifications (5 V PCI Operation)
Symbol
Parameter
Condition
Min.
Max.
Units
VCCA
Supply Voltage for Array
2.25
2.75
V
VCCI
Supply Voltage for I/Os
4.75
5.25
V
VIH
Input High Voltage
2.0
5.75
V
VIL
Input Low Voltage
–0.5
0.8
V
IIH
Input High Leakage Current1
VIN = 2.7
70
A
IIL
Input Low Leakage Current1
VIN = 0.5
–70
A
VOH
Output High Voltage
IOUT = –2 mA
2.4
V
VOL
Output Low Voltage2
IOUT = 3 mA, 6 mA
0.55
V
CIN
Input Pin Capacitance3
–10
pF
CCLK
CLK Pin Capacitance
5
12
pF
Notes:
1. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.
2. Signals without pull-up resistors must have 3 mA low output current. Signals requiring pull-up must have 6 mA; the latter includes
FRAME#, IRDY#, TRDY#, DEVSEL#, STOP#, SERR#, PERR#, LOCK#, and, when used AD[63::32], C/BE[7::4]#, PAR64, REQ64#, and
ACK64#.
3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).
相關(guān)PDF資料
PDF描述
AGM30DTMT CONN EDGECARD 60POS R/A .156 SLD
A54SX16A-2FGG144 IC FPGA SX 24K GATES 144-FBGA
A42MX16-PL84 IC FPGA MX SGL CHIP 24K 84-PLCC
FSM22DSEI-S13 CONN EDGECARD 44POS .156 EXTEND
A54SX08-VQ100 IC FPGA SX 12K GATES 100-VQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A54SX08A-2FG208 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SX-A Family FPGAs
A54SX08A-2FG208A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SX-A Family FPGAs
A54SX08A-2FG208B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SX-A Family FPGAs
A54SX08A-2FG208I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SX-A Family FPGAs
A54SX08A-2FG208M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SX-A Family FPGAs