ProASIC3 nano Flash FPGAs
Revision 11
2-27
Table 2-35 3.3 V LVCMOS Wide Range High Slew
Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V
Software Default Load at 35 pF for A3PN060, A3PN125, A3PN250
Drive
Strength
Equivalent
Software
Default
Drive
Strength
Option1
Speed
Grade
tDOUT
tDP
tDIN
tPY
tPYS tEOUT
tZL
tZH
tLZ
tHZ
Units
100 A
2 mA
Std.
0.60
10.83 0.04
1.57 2.18
0.43
10.83 9.48
3.25
3.56
ns
–1
0.51
9.22
0.04
1.33 1.85
0.36
9.22
8.06
2.77
3.03
ns
–2
0.45
8.09
0.03
1.17 1.62
0.32
8.09
7.08
2.43
2.66
ns
100 A
4 mA
Std.
0.60
10.83 0.04
1.57 2.18
0.43
10.83 9.48
3.25
3.56
ns
–1
0.51
9.22
0.04
1.33 1.85
0.36
9.22
8.06
2.77
3.03
ns
–2
0.45
8.09
0.03
1.17 1.62
0.32
8.09
7.08
2.43
2.66
ns
100 A
6 mA
Std.
0.60
6.78
0.04
1.57 2.18
0.43
6.78
5.72
3.72
4.35
ns
–1
0.51
5.77
0.04
1.33 1.85
0.36
5.77
4.87
3.16
3.70
ns
–2
0.45
5.06
0.03
1.17 1.62
0.32
5.06
4.27
2.78
3.25
ns
100 A
8 mA
Std.
0.60
6.78
0.04
1.57 2.18
0.43
6.78
5.72
3.72
4.35
ns
–1
0.51
5.77
0.04
1.33 1.85
0.36
5.77
4.87
3.16
3.70
ns
–2
0.45
5.06
0.03
1.17 1.62
0.32
5.06
4.27
2.78
3.25
ns
Notes:
1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ±100 A. Drive
strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-5 for derating values. 3. Software default selection highlighted in gray.