- 您現在的位置：買賣IC網 > PDF目錄379517 > A3P250 (Electronic Theatre Controls, Inc.) ProASIC3 Flash Family FPGAs with Optional Soft ARM Support PDF資料下載
參數資料
| 型號： | A3P250 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 元件分類： | FPGA |
| 英文描述： | ProASIC3 Flash Family FPGAs with Optional Soft ARM Support |
| 中文描述： | 的ProASIC3閃存系列FPGA支持可選軟ARM |
| 文件頁數： | 8/11頁 |
| 文件大?。?/td> | 176K |
| 代理商： | A3P250 |
ProASIC3 Flash Family FPGAs
8
Product Brief
VersaTiles
The ProASIC3 core consists of VersaTiles, which have been enhanced beyond the ProASIC
PLUS
core tiles. The ProASIC3
VersaTile supports the following:
All 3-input logic functions—LUT-3 equivalent
Latch with clear or set
D-flip-flop with clear or set
Enable D-flip-flop with clear or set
Refer to
Figure 3
for VersaTile configurations.
User Nonvolatile FlashROM
Actel ProASIC3 devices have 1 kbit of on-chip, user-
accessible, nonvolatile FlashROM. The FlashROM can be
used in diverse system applications:
Internet protocol addressing (wireless or fixed)
System calibration settings
Device serialization and/or inventory control
Subscription-based business models (for example,
set-top boxes)
Secure key storage for secure communications
algorithms
Asset management/tracking
Date stamping
Version management
The FlashROM is written using the standard ProASIC3
IEEE 1532 JTAG programming interface. The core can be
individually programmed (erased and written), and on-
chip AES decryption can be used selectively to securely
load data over public networks (except in the A3P030
device), as in security keys stored in the FlashROM for a
user design.
The FlashROM can be programmed via the JTAG
programming interface, and its contents can be read
back either through the JTAG programming interface or
via direct FPGA core addressing. Note that the FlashROM
can only be programmed from the JTAG interface and
cannot be programmed from the internal logic array.
The FlashROM is programmed as 8 banks of 128 bits;
however, reading is performed on a byte-by-byte basis
using a synchronous interface. A 7-bit address from the
FPGA core defines which of the 8 banks and which of the
16 bytes within that bank are being read. The three most
significant bits (MSBs) of the FlashROM address
determine the bank, and the four least significant bits
(LSBs) of the FlashROM address define the byte.
The Actel ProASIC3 development software solutions,
Libero
Integrated Design Environment (IDE) and
Designer, have extensive support for the FlashROM. One
such
feature
is
auto-generation
programming files for applications requiring a unique
serial number in each part. Another feature allows the
inclusion of static data for system version control. Data
for the FlashROM can be generated quickly and easily
using Actel Libero IDE and Designer software tools.
Comprehensive programming file support is also
included to allow for easy programming of large
numbers of parts with differing FlashROM contents.
of
sequential
SRAM and FIFO
ProASIC3
devices (except the A3P030 device) have
embedded SRAM blocks along their north and south
sides. Each variable-aspect-ratio SRAM block is 4,608 bits
in size. Available memory configurations are 256×18,
512×9, 1k×4, 2k×2, and 4k×1 bits. The individual blocks
have independent read and write ports that can be
configured with different bit widths on each port. For
example, data can be sent through a 4-bit port and read
as a single bitstream. The embedded SRAM blocks can be
initialized via the device JTAG port (ROM emulation
mode) using the UJTAG macro (except in the A3P030
device).
Figure 3
VersaTile Configurations
X1
X2
X3
Y
LUT-3
Data
CLK
Enable
Y
CLR
D-FF
Data
CLK
CLR
Y
D-FF
LUT-3 Equivalent
D-Flip-Flop with Clear or Set
Enable D-Flip-Flop with Clear or Set
相關PDF資料 |
PDF描述 |
|---|---|
| A3P400 | ProASIC3 Flash Family FPGAs with Optional Soft ARM Support |
| A3P600 | ProASIC3 Flash Family FPGAs with Optional Soft ARM Support |
| A41-130-10 | International Standards at Lower Cost and Better Performance |
| A41-130-12 | International Standards at Lower Cost and Better Performance |
| A41-130-16 | International Standards at Lower Cost and Better Performance |
相關代理商/技術參數 |
參數描述 |
|---|---|
| A3P250-1FG144 | 功能描述:IC FPGA 1KB FLASH 250K 144-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現場可編程門陣列） 系列:ProASIC3 標準包裝:152 系列:IGLOO PLUS LAB/CLB數:- 邏輯元件/單元數:792 RAM 位總計:- 輸入/輸出數:120 門數:30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA，CSBGA 供應商設備封裝:289-CSP（14x14） |
| A3P250-1FG144ES | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC3 Flash Family FPGAs |
| A3P250-1FG144I | 功能描述:IC FPGA 1KB FLASH 250K 144-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現場可編程門陣列） 系列:ProASIC3 標準包裝:152 系列:IGLOO PLUS LAB/CLB數:- 邏輯元件/單元數:792 RAM 位總計:- 輸入/輸出數:120 門數:30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA，CSBGA 供應商設備封裝:289-CSP（14x14） |
| A3P250-1FG144M | 功能描述:PROASIC3 FLASH FAMILY FPGA 制造商:microsemi corporation 系列:ProASIC3 零件狀態(tài):在售 總 RAM 位數:36864 I/O 數:97 柵極數:250000 電壓 - 電源:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-55°C ~ 125°C（TJ） 封裝/外殼:144-LBGA 供應商器件封裝:144-FPBGA（13x13） 基本零件編號:A3P250 標準包裝:1 |
| A3P250-1FG144PP | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC3 Flash Family FPGAs |
發(fā)布緊急采購，3分鐘左右您將得到回復。