參數(shù)資料
型號： A1440A-PQ160I
廠商： Microsemi SoC
文件頁數(shù)： 21/90頁
文件大?。?/td> 0K
描述： IC FPGA 4K GATES 160-PQFP
產(chǎn)品變化通告： A1440A Family Discontinuation 24/Jan/2012
標(biāo)準(zhǔn)包裝： 24
系列： ACT™ 3
LAB/CLB數(shù)： 564
輸入/輸出數(shù)： 131
門數(shù)： 4000
電源電壓： 4.5 V ~ 5.5 V
安裝類型： 表面貼裝
工作溫度： -40°C ~ 85°C
封裝/外殼： 160-BQFP
供應(yīng)商設(shè)備封裝： 160-PQFP（28x28）
Detailed Specifications
2- 20
R e visio n 3
Tightest Delay Distributions
Propagation delay between logic modules depends on the resistive and capacitive loading of the routing
tracks, the interconnect elements, and the module inputs being driven. Propagation delay increases as
the length of routing tracks, the number of interconnect elements, or the number of inputs increases.
From a design perspective, the propagation delay can be statistically correlated or modeled by the fanout
(number of loads) driven by a module. Higher fanout usually requires some paths to have longer lengths
of routing track. The ACT 3 family delivers the tightest fanout delay distribution of any FPGA. This tight
distribution is achieved in two ways: by decreasing the delay of the interconnect elements and by
decreasing the number of interconnect elements per path.
Microsemi’s patented PLICE antifuse offers a very low resistive/capacitive interconnect. The ACT 3
family’s antifuses, fabricated in 0.8 micron m lithography, offer nominal levels of 200
Ω resistance and 6
femtofarad (fF) capacitance per antifuse. The ACT 3 fanout distribution is also tighter than alternative
devices due to the low number of antifuses required per interconnect path. The ACT 3 family’s
proprietary architecture limits the number of antifuses per path to only four, with 90% of interconnects
using only two antifuses.
The ACT 3 family’s tight fanout delay distribution offers an FPGA design environment in which fanout can
be traded for the increased performance of reduced logic level designs. This also simplifies performance
estimates when designing with ACT 3 devices.
Timing Characteristics
Timing characteristics for ACT 3 devices fall into three categories: family dependent, device dependent,
and design dependent. The input and output buffer characteristics are common to all ACT 3 family
members. Internal routing delays are device dependent. Design dependency means actual delays are
not determined until after placement and routing of the user’s design is complete. Delay values may then
be determined by using the ALS Timer utility or performing simulation with post-layout delays.
Critical Nets and Typical Nets
Propagation delays are expressed only for typical nets, which are used for initial design performance
evaluation. Critical net delays can then be applied to the most time-critical paths. Critical nets are
determined by net property assignment prior to placement and routing. Up to 6% of the nets in a design
may be designated as critical, while 90% of the nets in a design are typical.
Long Tracks
Some nets in the design use long tracks. Long tracks are special routing resources that span multiple
rows, columns, or modules. Long tracks employ three and sometimes four antifuse connections. This
increases capacitance and resistance, result ng in longer net delays for macros connected to long tracks.
Typically up to 6% of nets in a fully utilized device require long tracks. Long tracks contribute
approximately 4 ns to 14 ns delay. This additional delay is represented statistically in higher fanout
(FO = 8) routing delays in the datasheet specifications section.
Table 2-14 Logic Module and Routing Delay by Fanout (ns); Worst-Case Commercial Conditions
Speed Grade
FO = 1
FO = 2
FO = 3
FO = 4
FO = 8
ACT 3 –3
2.9
3.2
3.4
3.7
4.8
ACT 3 –2
3.3
3.7
3.9
4.2
5.5
ACT 3 –1
3.7
4.2
4.4
4.8
6.2
ACT 3 STD
4.3
4.8
5.1
5.5
7.2
Notes:
1. Obtained by added tRD(x=FO) to tPD from the Logic Module Timing Characteristics Tables found in this
datasheet.
2. The –2 and –3 speed grades have been discontinued. Refer to
相關(guān)PDF資料
PDF描述
A14V40A-PQ160C IC FPGA 4K GATES 3.3V 160-PQFP
AYM43DTMS-S189 CONN EDGECARD 86POS R/A .156 SLD
XC3030A-7PC44C IC LOGIC CL ARRAY 3000GAT 44PLCC
XC3020A-7PC84C IC LOGIC CL ARRAY 2000GAT 84PLCC
ASM43DTMS-S189 CONN EDGECARD 86POS R/A .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A1440A-PQG160C 功能描述:IC FPGA 4K GATES 160-PQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:ACT™ 3 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計:3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA（34.55x34.55）
A1440A-PQG160I 功能描述:IC FPGA 4K GATES 160-PQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:ACT™ 3 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計:3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA（34.55x34.55）
A1440ASTDPQ175C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
A1440A-TQ176C 功能描述:IC FPGA 4K GATES 176-TQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:ACT™ 3 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計:3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA（34.55x34.55）
A1440A-TQ176I 功能描述:IC FPGA 4K GATES 176-TQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:ACT™ 3 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計:3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA（34.55x34.55）
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*