參數(shù)資料
型號(hào)： A1425A-2PQG100I
元件分類： FPGA
英文描述： FPGA, 310 CLBS, 2500 GATES, PQFP100
封裝： PLASTIC, QFP-100
文件頁(yè)數(shù)： 2/68頁(yè)
文件大?。?/td> 489K
代理商： A1425A-2PQG100I
1-184
Routed Clocks
The routed clock networks are referred to as CLK0 and CLK1.
Each network is connected to a clock module (CLKMOD)
that selects the source of the clock signal and may be driven
as follows (see Figure 6):
externally from the CLKA pad
externally from the CLKB pad
internally from the CLKINA input
internally from the CLKINB input
The clock modules are located in the top row of I/O modules.
Clock drivers and a dedicated horizontal clock track are
located in each horizontal routing channel. The function of
the clock module is determined by the selection of clock
macros from the macro library. The macro CLKBUF is used to
connect one of the two external clock pins to a clock network,
and the macro CLKINT is used to connect an internally
generated clock signal to a clock network. Since both clock
networks are identical, the user does not care whether CLK0
or CLK1 is being used. Routed clocks can also be used to drive
high fanout nets like resets, output enables, or data enables.
This saves logic modules and results in performance
increases in some cases.
Routing Structure
The ACT 3 architecture uses vertical and horizontal routing
tracks to connect the various logic and I/O modules. These
routing tracks are metal interconnects that may either be of
continuous length or broken into segments. Segments can be
joined together at the ends using antifuses to increase their
lengths up to the full length of the track.
Horizontal Routing
Horizontal channels are located between the rows of modules
and are composed of several routing tracks. The horizontal
routing tracks within the channel are divided into one or
more segments. The minimum horizontal segment length is
the width of a module-pair, and the maximum horizontal
segment length is the full length of the channel. Any segment
that spans more than one-third the row length is considered a
long horizontal segment. A typical channel is shown in
Figure 7. Undedicated horizontal routing tracks are used to
route signal nets. Dedicated routing tracks are used for the
global clock networks and for power and ground tie-off tracks.
Vertical Routing
Other tracks run vertically through the modules. Vertical
tracks are of three types: input, output, and long. Vertical
tracks are also divided into one or more segments. Each
segment in an input track is dedicated to the input of a
particular module. Each segment in an output track is
dedicated to the output of a particular module. Long
segments are uncommitted and can be assigned during
Figure 5 Function Diagram for I/O Pad Driver
PAD
OE
SLEW
DATAOUT
DATAIN
IEN
INEN
OUTEN
Figure 6 Clock Networks
CLKB
CLKA
FROM
PADS
CLOCK
DRIVERS
CLKMOD
CLKINB
CLKINA
S0
S1
INTERNAL
SIGNAL
CLKO(17)
CLKO(16)
CLKO(15)
CLKO(2)
CLKO(1)
CLOCK TRACKS
相關(guān)PDF資料
PDF描述
A1425A-2PQG160C FPGA, 310 CLBS, 2500 GATES, 200 MHz, PQFP160
A1425A-2PQG160I FPGA, 310 CLBS, 2500 GATES, PQFP160
A1425A-2VQG100C FPGA, 310 CLBS, 2500 GATES, 200 MHz, PQFP100
A1425A-2VQG100I FPGA, 310 CLBS, 2500 GATES, PQFP100
A1425A-PLG84C FPGA, 310 CLBS, 2500 GATES, 125 MHz, PQCC84
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A1425A-2PQG160C 制造商:Microsemi Corporation 功能描述:FPGA ACT 3 2.5K GATES 310 CELLS 200MHZ 0.8UM 5V 160PQFP - Trays
A1425A-2PQG160I 制造商:Microsemi Corporation 功能描述:FPGA ACT 3 2.5K GATES 310 CELLS 200MHZ 0.8UM 5V 160PQFP - Trays
A1425A-2VQ100C 制造商:Microsemi SOC Products Group 功能描述:FPGA ACT 3 2.5K GATES 310 CELLS 200MHZ 0.8UM 5V 100VQFP - Trays
A1425A-2VQ100I 制造商:Microsemi Corporation 功能描述:FPGA ACT 3 2.5K GATES 310 CELLS 200MHZ 0.8UM 5V 100VQFP - Trays
A1425A-2VQG100C 制造商:Microsemi Corporation 功能描述:FPGA ACT 3 2.5K GATES 310 CELLS 200MHZ 0.8UM 5V 100VQFP - Trays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*