參數(shù)資料
型號： A1425A-2PLG84I
元件分類： FPGA
英文描述： FPGA, 310 CLBS, 2500 GATES, PQCC84
封裝： PLASTIC, LCC-84
文件頁數(shù)： 20/68頁
文件大?。?/td> 489K
代理商： A1425A-2PLG84I
1-201
Accelerator Series FPGAs – ACT 3 Family
A1415A, A14V15A Timing Characteristics (continued)
(Worst-Case Commercial Conditions)
Note:
1.
Delays based on 35pF loading.
I/O Module – TTL Output Timing1
‘–3’ Speed
‘–2’ Speed
‘–1’ Speed
‘Std’ Speed
3.3V Speed
Parameter
Description
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max. Units
tDHS
Data to Pad, High Slew
5.0
5.6
6.4
7.5
9.8
ns
tDLS
Data to Pad, Low Slew
8.0
9.0
10.2
12.0
15.6
ns
tENZHS
Enable to Pad, Z to H/L,
Hi Slew
4.0
4.5
5.1
6.0
7.8
ns
tENZLS
Enable to Pad, Z to H/L,
Lo Slew
7.4
8.3
9.4
11.0
14.3
ns
tENHSZ
Enable to Pad, H/L to Z,
Hi Slew
6.5
7.5
8.5
10.0
13.0
ns
tENLSZ
Enable to Pad, H/L to Z,
Lo Slew
6.5
7.5
8.5
10.0
13.0
ns
tCKHS
IOCLK Pad to Pad H/L,
Hi Slew
7.5
9.0
10.0
13.0
ns
tCKLS
IOCLK Pad to Pad H/L,
Lo Slew
11.3
13.5
15.0
19.5
ns
dTLHHS
Delta Low to High, Hi Slew
0.02
0.03
0.04
ns/pF
dTLHLS
Delta Low to High, Lo Slew
0.05
0.06
0.07
0.09
ns/pF
dTHLHS
Delta High to Low, Hi Slew
0.04
0.05
0.07
ns/pF
dTHLLS
Delta High to Low, Lo Slew
0.05
0.06
0.07
0.09
ns/pF
I/O Module – CMOS Output Timing1
tDHS
Data to Pad, High Slew
6.2
7.0
7.9
9.3
12.1
ns
tDLS
Data to Pad, Low Slew
11.7
13.1
14.9
17.5
22.8
ns
tENZHS
Enable to Pad, Z to H/L,
Hi Slew
5.2
5.9
6.6
7.8
10.1
ns
tENZLS
Enable to Pad, Z to H/L,
Lo Slew
8.9
10.0
11.3
13.3
17.3
ns
tENHSZ
Enable to Pad, H/L to Z,
Hi Slew
6.7
7.5
8.5
10.0
13.0
ns
tENLSZ
Enable to Pad, H/L to Z,
Lo Slew
6.7
7.5
9.0
10.0
13.0
ns
tCKHS
IOCLK Pad to Pad H/L,
Hi Slew
8.9
10.7
11.8
15.3
ns
tCKLS
IOCLK Pad to Pad H/L,
Lo Slew
13.0
15.6
17.3
22.5
ns
dTLHHS
Delta Low to High, Hi Slew
0.04
0.05
0.06
0.08
ns/pF
dTLHLS
Delta Low to High, Lo Slew
0.07
0.08
0.09
0.11
0.14
ns/pF
dTHLHS
Delta High to Low, Hi Slew
0.03
0.04
0.05
ns/pF
dTHLLS
Delta High to Low, Lo Slew
0.04
0.05
0.07
ns/pF
相關(guān)PDF資料
PDF描述
A1425A-2PQG100C FPGA, 310 CLBS, 2500 GATES, 200 MHz, PQFP100
A1425A-2PQG100I FPGA, 310 CLBS, 2500 GATES, PQFP100
A1425A-2PQG160C FPGA, 310 CLBS, 2500 GATES, 200 MHz, PQFP160
A1425A-2PQG160I FPGA, 310 CLBS, 2500 GATES, PQFP160
A1425A-2VQG100C FPGA, 310 CLBS, 2500 GATES, 200 MHz, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A1425A-2PQ100C 制造商:Microsemi SOC Products Group 功能描述:FPGA ACT 3 2.5K GATES 310 CELLS 200MHZ 0.8UM 5V 100PQFP - Trays
A1425A-2PQ100I 制造商:Microsemi SOC Products Group 功能描述:FPGA ACT 3 2.5K GATES 310 CELLS 200MHZ 0.8UM 5V 100PQFP - Trays
A1425A-2PQ160C 制造商:Microsemi Corporation 功能描述:FPGA ACT 3 2.5K GATES 310 CELLS 200MHZ 0.8UM 5V 160PQFP - Trays 制造商:Microsemi SOC Products Group 功能描述:FPGA ACT 3 2.5K GATES 310 CELLS 200MHZ 0.8UM 5V 160PQFP - Trays
A1425A-2PQ160I 制造商:Microsemi SOC Products Group 功能描述:FPGA ACT 3 2.5K GATES 310 CELLS 200MHZ 0.8UM 5V 160PQFP - Trays
A1425A-2PQG100C 制造商:Microsemi Corporation 功能描述:FPGA ACT 3 2.5K GATES 310 CELLS 200MHZ 0.8UM 5V 100PQFP - Trays
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*