參數資料
| 型號： | A1415A-VQG100C |
| 廠商： | Microsemi SoC |
| 文件頁數： | 21/90頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA 1500 GATES 100-VQFP |
| 標準包裝： | 90 |
| 系列： | ACT™ 3 |
| LAB/CLB數： | 200 |
| 輸入/輸出數： | 80 |
| 門數： | 1500 |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | 0°C ~ 70°C |
| 封裝/外殼： | 100-TQFP |
| 供應商設備封裝： | 100-VQFP（14x14） |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁
Detailed Specifications
2- 20
R e visio n 3
Tightest Delay Distributions
Propagation delay between logic modules depends on the resistive and capacitive loading of the routing
tracks, the interconnect elements, and the module inputs being driven. Propagation delay increases as
the length of routing tracks, the number of interconnect elements, or the number of inputs increases.
From a design perspective, the propagation delay can be statistically correlated or modeled by the fanout
(number of loads) driven by a module. Higher fanout usually requires some paths to have longer lengths
of routing track. The ACT 3 family delivers the tightest fanout delay distribution of any FPGA. This tight
distribution is achieved in two ways: by decreasing the delay of the interconnect elements and by
decreasing the number of interconnect elements per path.
Microsemi’s patented PLICE antifuse offers a very low resistive/capacitive interconnect. The ACT 3
family’s antifuses, fabricated in 0.8 micron m lithography, offer nominal levels of 200
Ω resistance and 6
femtofarad (fF) capacitance per antifuse. The ACT 3 fanout distribution is also tighter than alternative
devices due to the low number of antifuses required per interconnect path. The ACT 3 family’s
proprietary architecture limits the number of antifuses per path to only four, with 90% of interconnects
using only two antifuses.
The ACT 3 family’s tight fanout delay distribution offers an FPGA design environment in which fanout can
be traded for the increased performance of reduced logic level designs. This also simplifies performance
estimates when designing with ACT 3 devices.
Timing Characteristics
Timing characteristics for ACT 3 devices fall into three categories: family dependent, device dependent,
and design dependent. The input and output buffer characteristics are common to all ACT 3 family
members. Internal routing delays are device dependent. Design dependency means actual delays are
not determined until after placement and routing of the user’s design is complete. Delay values may then
be determined by using the ALS Timer utility or performing simulation with post-layout delays.
Critical Nets and Typical Nets
Propagation delays are expressed only for typical nets, which are used for initial design performance
evaluation. Critical net delays can then be applied to the most time-critical paths. Critical nets are
determined by net property assignment prior to placement and routing. Up to 6% of the nets in a design
may be designated as critical, while 90% of the nets in a design are typical.
Long Tracks
Some nets in the design use long tracks. Long tracks are special routing resources that span multiple
rows, columns, or modules. Long tracks employ three and sometimes four antifuse connections. This
increases capacitance and resistance, result ng in longer net delays for macros connected to long tracks.
Typically up to 6% of nets in a fully utilized device require long tracks. Long tracks contribute
approximately 4 ns to 14 ns delay. This additional delay is represented statistically in higher fanout
(FO = 8) routing delays in the datasheet specifications section.
Table 2-14 Logic Module and Routing Delay by Fanout (ns); Worst-Case Commercial Conditions
Speed Grade
FO = 1
FO = 2
FO = 3
FO = 4
FO = 8
ACT 3 –3
2.9
3.2
3.4
3.7
4.8
ACT 3 –2
3.3
3.7
3.9
4.2
5.5
ACT 3 –1
3.7
4.2
4.4
4.8
6.2
ACT 3 STD
4.3
4.8
5.1
5.5
7.2
Notes:
1. Obtained by added tRD(x=FO) to tPD from the Logic Module Timing Characteristics Tables found in this
datasheet.
2. The –2 and –3 speed grades have been discontinued. Refer to
相關PDF資料 |
PDF描述 |
|---|---|
| A54SX08-1PQ208I | IC FPGA SX 12K GATES 208-PQFP |
| A54SX16-1PQ208 | IC FPGA SX 24K GATES 208-PQFP |
| GMC60DRXN-S734 | CONN EDGECARD 120PS DIP .100 SLD |
| GMC60DRXH-S734 | CONN EDGECARD 120PS DIP .100 SLD |
| HMC40DRYN-S13 | CONN EDGECARD 80POS .100 EXTEND |
相關代理商/技術參數 |
參數描述 |
|---|---|
| A1415A-VQG100I | 功能描述:IC FPGA 1500 GATES 100-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現場可編程門陣列） 系列:ACT™ 3 產品培訓模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產品:Cyclone? IV FPGAs 標準包裝:60 系列:CYCLONE® IV GX LAB/CLB數:9360 邏輯元件/單元數:149760 RAM 位總計:6635520 輸入/輸出數:270 門數:- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應商設備封裝:484-FBGA（23x23） |
| A1415A-VQG100M | 制造商:Microsemi Corporation 功能描述:FPGA ACT 3 1.5K GATES 200 CELLS 125MHZ 0.8UM 5V 100VQFP - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 80 I/O 100VQFP |
| A14162-02 | 功能描述:導熱接口產品 Tflex 280V0 18x18" 1.1W/mK RoHS:否 制造商:Panasonic Electronic Components 類型:Thermal Graphite Sheets 材料:Graphite Polymer Film 長度:180 mm 寬度:115 mm 厚度:0.07 mm 工作溫度范圍: |
| A14162-06 | 功能描述:導熱接口產品 Tflex 280V0 9x9" 1.1W/mK RoHS:否 制造商:Panasonic Electronic Components 類型:Thermal Graphite Sheets 材料:Graphite Polymer Film 長度:180 mm 寬度:115 mm 厚度:0.07 mm 工作溫度范圍: |
| A14162-11 | 功能描述:導熱接口產品 Tflex 260V0 9x9" 1.1W/mK RoHS:否 制造商:Panasonic Electronic Components 類型:Thermal Graphite Sheets 材料:Graphite Polymer Film 長度:180 mm 寬度:115 mm 厚度:0.07 mm 工作溫度范圍: |
發(fā)布緊急采購，3分鐘左右您將得到回復。