A1 24 0A T i m i n g C har a c t e r i st i c s (continued) (W or s t - C as e M i " />
參數(shù)資料
型號(hào): A1020B-1PLG68C
廠商: Microsemi SoC
文件頁數(shù): 21/98頁
文件大?。?/td> 0K
描述: IC FPGA 2K GATES 68-PLCC COM
標(biāo)準(zhǔn)包裝: 19
系列: ACT™ 1
LAB/CLB數(shù): 547
輸入/輸出數(shù): 57
門數(shù): 2000
電源電壓: 4.5 V ~ 5.5 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 70°C
封裝/外殼: 68-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 68-PLCC(24.23x24.23)
28
A1 24 0A T i m i n g C har a c t e r i st i c s (continued)
(W or s t - C as e M i l i t a r y Cond i t i o n s , V CC = 4.5 V, TJ = 1 25°C)
‘–1’ Speed
‘Std’ Speed
Parameter
Description
Min.
Max.
Min.
Max.
Units
Input Module Propagation Delays
tINYH
Pad to Y High
4.0
4.7
ns
tINYL
Pad to Y Low
3.6
4.3
ns
tINGH
G to Y High
6.9
8.1
ns
tINGL
G to Y Low
6.6
7.7
ns
Input Module Predicted Routing Delays1
tIRD1
FO=1 Routing Delay
5.8
6.9
ns
tIRD2
FO=2 Routing Delay
6.7
7.8
ns
tIRD3
FO=3 Routing Delay
7.5
8.8
ns
tIRD4
FO=4 Routing Delay
8.2
9.7
ns
tIRD8
FO=8 Routing Delay
10.9
12.9
ns
Global Clock Network
tCKH
Input Low to High
FO = 32
FO = 256
13.3
16.3
15.7
19.2
ns
tCKL
Input High to Low
FO = 32
FO = 256
13.3
16.5
15.7
19.5
ns
tPWH
Minimum Pulse Width High
FO = 32
FO = 256
5.7
6.0
6.7
7.1
ns
tPWL
Minimum Pulse Width Low
FO = 32
FO = 256
5.7
6.0
6.7
7.1
ns
tCKSW
Maximum Skew
FO = 32
FO = 256
0.6
3.1
0.6
3.1
ns
tSUEXT
Input Latch External Setup
FO = 32
FO = 256
0.0
ns
tHEXT
Input Latch External Hold
FO = 32
FO = 256
8.6
13.8
8.6
13.8
ns
tP
Minimum Period
FO = 32
FO = 256
11.5
12.2
13.5
14.3
ns
fMAX
Maximum Frequency
FO = 32
FO = 256
87
82
74
70
MHz
Note:
1.
Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device
performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is
based on actual routing delay measurements performed on the device prior to shipment. Optimization techniques may further reduce
delays by 0 to 4 ns.
相關(guān)PDF資料
PDF描述
749193-2 CONN 50POS AMPLMT BACKSHL STYL A
ASC44DRES-S93 CONN EDGECARD 88POS .100 EYELET
A42MX16-1PQG208 IC FPGA MX SGL CHIP 24K 208-PQFP
A42MX16-1PQ208 IC FPGA MX SGL CHIP 24K 208-PQFP
M1AFS250-1PQG208I IC FPGA 2MB FLASH 250K 208-PQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A1020B-1PLG68I 功能描述:IC FPGA 2K GATES 68-PLCC IND RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:ACT™ 1 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
A1020B-1PLG84C 功能描述:IC FPGA 2K GATES 84-PLCC COM RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:ACT™ 1 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
A1020B-1PLG84I 功能描述:IC FPGA 2K GATES 84-PLCC IND RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:ACT™ 1 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
A1020B-1PLG84M 制造商:Microsemi Corporation 功能描述:FPGA ACT 1 Family 2K Gates 547 Cells 57MHz 1.0um Technology 5V 84-Pin PLCC 制造商:Microsemi Corporation 功能描述:IC FPGA 2K GATES 84-PLCC MIL
A1020B-1PQ100C 功能描述:IC FPGA 2K GATES 100-PQFP COM RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:ACT™ 1 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)