![](http://datasheet.mmic.net.cn/230000/9S12T64AF16V1_datasheet_15574448/9S12T64AF16V1_47.png)
Central Processing Unit (CPU)
Instruction Set Overview
MC9S12T64Revision 1.1.1
MOTOROLA
Central Processing Unit (CPU)
For More Information On This Product,
Go to: www.freescale.com
47
PULX
Pull X
(M
SP
:M
SP+1
)
X
H
:X
L
; (SP)+2
SP
Pull Y
(M
SP
:M
SP+1
)
Y
H
:Y
L
; (SP)+2
SP
Rule evaluation, unweighted; find
smallest rule input; store to rule
outputs unless fuzzy output is larger
INH
30
UfO
PULY
INH
31
UfO
REV
Special
18 3A
Orf(t^tx)O*
ff+Orft^**
*The
t^tx
loopisexecutedonceforeachelementintherulelist. The
^
denotes a check for pending interrupt requests.
**These are additionalcyclescausedbyaninterrupt:
ff
istheexitsequence and
Orft^
is there-entrysequence.
REVW
Rule evaluation, weighted; rule
weights optional; find smallest rule
input; store to rule outputs unless
fuzzy output is larger
Special
18 3B
ORf(t^Tx)O*
or
ORf(r^ffRf)O**
ffff+ORft^***
ffff+ORfr^****
*With weighting not enabled, the
t^Tx
loopisexecutedonceforeachelementintherulelist. The
^
denotes a check for pending interrupt requests.
**With weighting enabled, the
t^Tx
loop is replaced by
r^ffRf
.
***Additional cycles caused by an interrupt when weighting is not enabled:
ffff
is the exit sequence and
ORft^
is the re-entry sequence.
**** Additional cycles caused by an interrupt when weighting is enabled:
ffff
is the exit sequence and
ORfr^
is the re-entry sequence.
ROL
opr16a
ROL
oprx0_xysppc
ROL
oprx9
,
xysppc
ROL
oprx16
,
xysppc
ROL[D,
xysppc
]
ROL[
oprx16
,
xysppc
]
ROLA
ROLB
RotateleftB
ROR
opr16a
ROR
oprx0_xysppc
ROR
oprx9
,
xysppc
ROR
oprx16
,
xysppc
ROR[D,
xysppc
]
ROR[
oprx16
,
xysppc
]
RORA
RORB
RotaterightB
RTC
Returnfromcall;(M
SP
)
PPAGE
(SP)+1
SP;
(M
SP
:M
SP+1
)
PC
H
:PC
L
(SP)+2
SP
RTI
Returnfrominterrupt
(M
SP
)
CCR;(SP)+1
SP
(M
SP
:M
SP+1
)
B:A;(SP)+2
SP
(M
SP
:M
SP+1
)
X
H
:X
L
;(SP)+4
SP
(M
SP
:M
SP+1
)
PC
H
:PC
L
;(SP)+2
SP
(M
SP
:M
SP+1
)
Y
H
:Y
L
;(SP)+4
SP
*RTI takes 11 cycles if an interrupt is pending.
RTS
Returnfromsubroutine
(M
SP
:M
SP+1
)
PC
H
:PC
L
;
(SP)+2
SP
SBA
SubtractBfromA;(A)–(B)
A
RotateleftM
RotateleftA
EXT
IDX
IDX1
IDX2
[D,IDX]
[IDX2]
INH
INH
EXT
IDX
IDX1
IDX2
[D,IDX]
[IDX2]
INH
INH
INH
75 hh ll
65 xb
65 xb ff
65 xb ee ff
65 xb
65 xb ee ff
45
55
rPwO
rPw
rPwO
frPwP
fIfrPw
fIPrPw
O
O
RotaterightM
RotaterightA
76 hh ll
66 xb
66 xb ff
66 xb ee ff
66 xb
66 xb ee ff
46
56
rPwO
rPw
rPwO
frPwP
fIfrPw
fIPrPw
O
O
0A
uUnfPPP
INH
0B
uUUUUPPP
or
uUUUUfVfPPP*
INH
3D
UfPPP
INH
18 16
OO
Table 4 Instruction Set Summary (Continued)
Source Form
Operation
Address
Mode
Machine
Coding (Hex)
Access Detail
S X H I N Z V C
– – – – – – – –
– – – – – – – –
– – –
– – –
!
C
b7
b0
– – – –
C
b7
b0
– – – –
– – – – – – – –
– – – – – – – –
– – – –
F
Freescale Semiconductor, Inc.
n
.