![](http://datasheet.mmic.net.cn/230000/9S12T64AF16V1_datasheet_15574448/9S12T64AF16V1_191.png)
Low-Voltage Detector (LVD)
Functional Description
MC9S12T64Revision 1.1.1
MOTOROLA
Low-Voltage Detector (LVD)
For More Information On This Product,
Go to: www.freescale.com
191
Functional Description
Figure 21
shows the structure of the LVD module. The LVD enable bit
(LVDE) in the LVD control register (LVDCR) is set out of power-on reset,
enabling the LVD to monitor the VDDR voltage. The LVD monitors the
voltage on the VDDR pin by means of the bandgap reference circuit and
the comparator.The LVDF flag in the LVD status register (LVDSR) is set
whenever the VDDR voltage falls to V
LVR
level and remains at or below
that level for 17 or more consecutive bus clock cycles. Under such
condition, the part is reset if the LVD reset enable bit (LVDRE) in LVDCR
is logical 1. Once an LVD reset occurs, the MCU remains in reset until
VDDR rises above the voltage V
LVRR
.
An LVD reset also drives the RESET pin low to provide low-voltage
protection to external peripheral devices.
Polled LVD
Operation
In applications that can operate at VDDR levels below the V
LVR
level,
software can monitor VDDR by polling the LVDF bit. In the control
register, the LVDE bit must be at logic 1 to enable the LVD module, and
the LVDRE bit must be at logic 0 to disable LVD resets.
Forced Reset
Operation
In applications that require VDDR to remain above the V
LVR
level,
enabling LVD resets allows the LVD module to reset the MCU when
VDDR falls to the V
LVR
level and remains at or below that level.In the
control register, LVDE and LVDRE bits must be at logic 1 to enable the
LVD module and to enable LVD resets.
False Reset
Protections
The LVD module has two false reset protections.
1.
The LVD module contains a hysteresis circuit to reduce the
possibility of false resets due to power supply noise.
The VDDR pin level is digitally filtered to reduce false resets due
to power supply noise. In order for the LVD module to reset the
MCU, VDDR must fall to the V
LVR
level and remains at or below
that level for17 or more consecutive bus clock cycles.VDDR must
be above V
LVRR
for only one bus clock cycle to bring the MCU out
2.
F
Freescale Semiconductor, Inc.
n
.