參數(shù)資料
型號(hào): 9FG104YFT
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類(lèi): 時(shí)鐘產(chǎn)生/分配
英文描述: 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28
封裝: 0.209 INCH, MO-150N, SSOP-28
文件頁(yè)數(shù): 15/17頁(yè)
文件大?。?/td> 238K
代理商: 9FG104YFT
IDTTM/ICSTM
Frequency Generator for CPU, QPI, FBD, PCIe Gen 2 & SATA
0839O—12/03/08
ICS9FG104
Frequency Generator for CPU, QPI, FBD, PCIe Gen 2 & SATA
7
SMBus Table: Reserved Register
Pin #
Name
Control Function
Type
0
1
PWD
Bit 7
0
Bit 6
0
Bit 5
0
Bit 4
0
Bit 3
0
Bit 2
0
Bit 1
0
Bit 0
0
SMBus Table: Reserved Register
Pin #
Name
Control Function
Type
0
1
PWD
Bit 7
0
Bit 6
0
Bit 5
0
Bit 4
0
Bit 3
0
Bit 2
0
Bit 1
0
Bit 0
0
SMBus Table: M/N Programming Enable
Pin #
Name
Control Function
Type
0
1
PWD
Bit 7
M/N_Enable
M/N Prog. Enable
RW
Disable
Enable
0
Bit 6
1
Bit 5
REFOUT_En
REFOUT Enable
RW
Disable
Enable
1
Bit 4
0
Bit 3
0
Bit 2
0
Bit 1
0
Bit 0
0
SMBus Table: PLL Frequency Control Register
Pin #
Name
Control Function
Type
0
1
PWD
Bit 7
PLL N Div8
N Divider Prog bit 8
RW
X
Bit 6
PLL N Div9
N Divider Prog bit 9
RW
X
Bit 5
PLL M Div5
RW
X
Bit 4
PLL M Div4
RW
X
Bit 3
PLL M Div3
RW
X
Bit 2
PLL M Div2
RW
X
Bit 1
PLL M Div1
RW
X
Bit 0
PLL M Div0
RW
X
-
Byte 10
-
The decimal representation of M
and N Divider in Byte 11 and 12 will
configure the PLL VCO frequency.
Default at power up = latch-in or
Byte 0 Rom table. VCO Frequency
= 14.318 x [NDiv(9:0)+8] /
[MDiv(5:0)+2]
-
M Divider Programming
bit (5:0)
-
-Reserved
Reserved
-Reserved
-
5
-Reserved
Reserved
Byte 9
-
Reserved
Byte 8
-
Byte 7
-
Reserved
相關(guān)PDF資料
PDF描述
9FG104YFLFT 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28
9FG107AGLNT 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
9FG107AGLN 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
9FG107AG 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
9FG108CFLFT 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
9FG107AGLNT 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
9FG108CFLF 制造商:Integrated Device Technology Inc 功能描述:IDT 9FG108CFLF PHASED LOCKED LOOP (PLL) - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:IDT 9FG108CFLF Phased Locked Loop (PLL)
9FG108DFILF 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 PCIE GEN2 SYNTHESIZER RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
9FG108DFILFT 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 PCIE GEN2 SYNTHESIZER RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
9FG108DFLF 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 PCIE GEN2 SYNTHESIZER RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel