- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄25564 > 9DB403DGLF (INTEGRATED DEVICE TECHNOLOGY INC) 9DB SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 PDF資料下載
參數(shù)資料
| 型號(hào)： | 9DB403DGLF |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類(lèi)： | 時(shí)鐘及定時(shí) |
| 英文描述： | 9DB SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| 封裝： | 4.40 MM, 0.65 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-28 |
| 文件頁(yè)數(shù)： | 16/19頁(yè) |
| 文件大小： | 194K |
| 代理商： | 9DB403DGLF |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)
IDTTM/ICSTM
Four Output Differential Buffer for PCIe Gen 1 and Gen 2
ICS9DB403D
REV N 05/09/11
ICS9DB403D
Four Output Differential Buffer for PCIe for Gen 1 and Gen 2
6
Electrical Characteristics - Input/Supply/Common Output Parameters
TA = Tambient for the desired operating range, Supply Voltage VDD = 3.3 V +/-5%
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS NOTES
Input High Voltage
VIHSE
2
VDD + 0.3
V1
Input Low Voltage
VILSE
GND - 0.3
0.8
V
1
Input High Current
IIHSE
VIN = VDD
-5
5
uA
1
IIL1
VIN = 0 V; Inputs with no pull-up resistors
-5
uA
1
IIL2
VIN = 0 V; Inputs with pull-up resistors
-200
uA
1
IDD3.3OPC
Full Active, CL = Full load; Commerical
Temp Range
175
200
mA
1
IDD3.3OPI
Full Active, CL = Full load; Industrial Temp
Range
190
225
mA
1
all diff pairs driven, C-Temp
50
60
mA
1
all differential pairs tri-stated, C-Temp
46
mA
1
all diff pairs driven, I-temp
55
65
mA
1
all differential pairs tri-stated, I-temp
68
mA
1
IDD3.3OPC
Full Active, CL = Full load; Commerical
Temp Range
105
125
mA
1
IDD3.3OPI
Full Active, CL = Full load; Industrial Temp
Range
115
150
mA
1
all diff pairs driven, C-Temp
25
30
mA
1
all differential pairs tri-stated, C-Temp
23
mA
1
all diff pairs driven, I-Temp
30
35
mA
1
all differential pairs tri-stated, I-Temp
34
mA
1
FiPLL
PCIe Mode (Bypass#/PLL= 1)
50
100.00
110
MHz
1
FiBYPASS
Bypass Mode ((Bypass#/PLL= 0)
33
400
MHz
1
Pin Inductance
Lpin
7nH
1
CIN
Logic Inputs, except SRC_IN
1.5
5
pF
1
CINSRC_IN
SRC_IN differential clock inputs
1.5
2.7
pF
1,4
COUT
Output pin capacitance
6
pF
1
-3dB point in High BW Mode
2
3
4
MHz
1
-3dB point in Low BW Mode
0.7
1
1.4
MHz
1
PLL Jitter Peaking
tJPEAK
Peak Pass band Gain
1.5
2
dB
1
Clk Stabilization
TSTAB
From VDD Power-Up and after input clock
stabilization or de-assertion of PD# to 1st
clock
1ms
1,2
Input SS Modulation
Frequency
fMODIN
Allowable Frequency
(Triangular Modulation)
30
33
kHz
1
OE# Latency
tLATOE#
DIF start after OE# assertion
DIF stop after OE# deassertion
1
3
cycles
1,3
Tdrive_SRC_STOP#
tDRVSTP
DIF output enable after
SRC_Stop# de-assertion
10
ns
1,3
Tdrive_PD#
tDRVPD
DIF output enable after
PD# de-assertion
300
us
1,3
Tfall
tF
Fall time of PD# and SRC_STOP#
5
ns
1
Trise
tR
Rise time of PD# and SRC_STOP#
5
ns
2
SMBus Voltage
VMAX
Maximum input voltage
5.5
V
1
Low-level Output Voltage
VOL
@ IPULLUP
0.4
V
1
Current sinking at VOL
IPULLUP
4mA
1
SCLK/SDATA
Clock/Data Rise Time
tRSMB
(Max VIL - 0.15) to
(Min VIH + 0.15)
1000
ns
1
SCLK/SDATA
Clock/Data Fall Time
tFSMB
(Min VIH + 0.15) to
(Max VIL - 0.15)
300
ns
1
SMBus Operating
Frequency
fMAXSMB
Maximum SMBus operating frequency
100
kHz
1,5
1Guaranteed by design and characterization, not 100% tested in production.
2See timing diagrams for timing requirements.
IDD3.3PDI
9DB803 Powerdown
Current
Single Ended Inputs, 3.3 V +/-5%
Input Low Current
IDD3.3PDC
9DB803 Supply Current
9DB403 Supply Current
9DB403 Powerdown
Current
5The differential input clock must be running for the SMBus to be active
Input Frequency
4SRC_IN input
IDD3.3PDC
3Time from deassertion until outputs are >200 mV
PLL Bandwidth
BW
Capacitance
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 9DB403DFLFT | 9DB SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| 9DB403DFLF | 9DB SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| 9DB423BFLFT | 9DB SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| 9DB423BFLF | 9DB SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| 9DB433AFILFT | 9DB SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9DB403DGLFT | 功能描述:時(shí)鐘緩沖器 4 OUTPUT PCIE GEN1 BUFFER RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| 9DB403EGILF | 制造商:Integrated Device Technology Inc 功能描述:IDT 9DB403EGILF General Purpose Semiconductors |
| 9DB423B | 制造商:IDT 制造商全稱(chēng):Integrated Device Technology 功能描述:Four Output Differential Buffer for PCIe Gen 1, Gen 2 and QPI |
| 9DB423BFLF | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 4 OUTPUT PCIE GEN2 BUFFER w/QPI RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| 9DB423BFLFT | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 4 OUTPUT PCIE GEN2 BUFFER w/QPI RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。