- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄122717 > 952302AG (INTEGRATED DEVICE TECHNOLOGY INC) PROC SPECIFIC CLOCK GENERATOR, PDSO48 PDF資料下載
參數(shù)資料
| 型號： | 952302AG |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘產(chǎn)生/分配 |
| 英文描述： | PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封裝： | 6.10 MM, 0.50 MM PITCH, MO-153, TSSOP-48 |
| 文件頁數(shù)： | 4/17頁 |
| 文件大?。?/td> | 153K |
| 代理商： | 952302AG |
12
ICS952302
0957B—10/05/04
PD# Timing Diagram
The power down selection is used to put the part into a very low power state without turning off the power to the part.
PD# is an asynchronous active low input.This signal needs to be synchronized internal to the device prior to powering
down the clock synthesizer.
Internal clocks are not running after the device is put in power down.When PD# is active low all clocks need to be driven
to a low value and held prior to turning off the VCOs and crystal. The power up latency needs to be less than 4 mS.
The power down latency should be as short as possible but conforming to the sequence requirements shown below.
PCI_STOP# and CLK_STOP# are considered to be don't cares during the power down operations.The REF and 48MHz
clocks are expected to be stopped in the LOW state as soon as possible. Due to the state of the internal logic, stopping
and holding the REF clock outputs in the LOW state may require more than one clock cycle to complete.
Notes:
1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS952302 device).
2. As shown, the outputs Stop Low on the next falling edge after PD# goes low.
3. PD# is an asynchronous input and metastable conditions may exist. This signal is synchronized inside this part.
4. The shaded sections on the VCO and the Crystal signals indicate an active clock.
CPUCLK
PCICLK
VCO
Crystal
PD#
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 9148F-18 | 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| 932S203YGLFT | 133.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 9FG1200DG-1LFT | 400 MHz, OTHER CLOCK GENERATOR, PDSO56 |
| 935267488112 | 8-BIT, OTPROM, 20 MHz, MICROCONTROLLER, PDSO20 |
| 9ERS3165BGILF | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 952303 | 制造商:Weidmuller 功能描述:NEXT 26/26/16 3GP PAINTED -EA - Bulk |
| 9523030000 | 制造商:Weidmuller 功能描述:NEXT 26/26/16 3GP PAINTED |
| 952304 | 制造商:Weidmuller 功能描述:NEXT 38/26/16 3GP PAINTED -EA - Bulk |
| 9523040000 | 制造商:Weidmuller 功能描述:NEXT 38/26/16 3GP PAINTED |
| 9523042 | 制造商:Molex 功能描述:CONNECTOR PCB 4WAY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。